# CONTROL DATA DISK STORAGE UNIT

84X-ENHANCED 975X-ENHANCED

LOGIC CARDS



	REVISION RECORD						
REVISION	DESCRIPTION						
01	Preliminary edition.						
(4-2-73)							
A	Manual released. This edition obsoletes all previous editions.						
(4-9-73)							
В	Revise section four to incorporate the following logic card schematics; 1AJV, 1ALV, 1APV,						
(5-1-73)	2AQV, 1ASV, AAUV, 1AVV, ECGV, 2CVV, 2FEV, 2FLV, DFPV, AFRV, 3FTV, 3GJV, 2GKV,						
	2GLV, 2GNV, 2GPV, 2GSV, 3GTV, 3GUV, 2GVV, 2GWV, 2GXV, 2GYV, 2GZV, AQZV, 1RCV,						
	3RLV, 3RWV, 3TWV, OWCV, GWEV, OWGV, 1WHV, 1WJV, 1WMV, 2WWV, DWZV. Also						
	incorporated in this revision is Engineering Change Order PE34240.						
C (8-10-73)	Revise Section 4 to incorporate the following logic card schematics: 2BBV, ABPV, JCGV, 3FRV, AFUV, AHEV, 2JYV, 2WGV. Also incorporated technical and editorial changes; and						
	Engineering Change Orders PE34327, PE34339.						
D	Revised manual to incorporate the following Logic Card Schematics: 2BPV, AEJV, 3EJV,						
(11-13-73)	3GTV, 1HAV, 1HQV, 3JCV, 3JLV, 3JMV, 3JNV, 3JPV, 3JQV, 3JRV, 3JSV, ARWV, ASAV,						
	1WGV, OWYV. Also incorporated technical and editorial changes; and Engineering Change						
	Order PE34396C.						
E	Revised manual to incorporate the following logic card schematics BFSV, CFSV. Also incorporate						
(12-5-73)	technical and editorial changes. This edition obsoletes all previous editions.						
F	Manual revised to incorporate Engineering Change Orders PE34229, PE34647, PE34789, PE34873.						
(5-7-74)	Technical and editorial changes affecting pages v, vi, vii, 2-1/2-2, 2-3, 2-24.1/2-24.2, 2-30.1,						
	2-30.2, 3-34, 3-107, 4-42.1, 4-42.2, 4-60.1/4-60.2, 4-60.3, 4-60.4, 4-61, 4-92.1 thru 4-92.4,						
	4-194, 4-195, 4-204, 4-205.						
G	Revise manual to incorporate the following logic card schematics DZPN, EFSV affecting pages						
(9-19-74)	vi, vii, 4-3, add pages 4-2.1 thru 4-2.4, 4-100.9 thru 4-100.12.						
Publication No.							

© 1973, 1974 by Control Data Corporation Printed in the United States of America

70629100

Address comments concerning this manual to:

Control Data Corporation Technical Publications Department 7801 Computer Avenue Minneapolis MN 55435

or use Comment Sheet in the back of this manual.

#### PREFACE

This manual has been prepared for customer engineers and other technical personnel directly involved with maintaining the disk storage unit (drive).

Logic card information is provided by four sections in this manual. Section numbers and a brief description of their contents are listed below.

- Section 1 Introduction to logic symbology and card construction.
- Section 2 Description of integrated circuits used in the drive. Includes pin assignments along with truth tables and/or typical waveforms.
- Section 3 Description of descrete components and their functions. For ease of using the logic diagrams, transistors and their associated components are frequently condensed into an equivalent logic symbol. This section, arranged in alphabetical order of the circuit type designator (AAA-ZZZ) explains these functions and illustrates the actual discrete elements.
- Section 4 Schematics of logic cards. These schematics are arranged in alphabetical sequence of the last three characters of the card type. The first character of the card type is for internal control of card revisions.

## CONTENTS

1.	INTRODUCTION		Circuit Type	
Ge	eneral	1-1	162	2-16
Ва	ick Panel	1-1	164H	2-18
Lo	gic Cards	1-3	164S	2-18
	Physical Description	1-3	166	2-19
	Pin Assignments	1-3	172H	2-20
	Test Points	1-5	173H	2-21
Lo	gic Symbology	1-5	175H	2-22
	Input/Output State Indicators	1-5	176	2-23
	Dynamic Indicator	1-6	182	2-24
	Signal Line Indicators	1-6	188	2-24.1/2-24.2
	Non-Standard Levels	1-6	189	2-25
	Inhibit	1-7	191	2-26
	Miscellaneous	1-7	193	2-27
Fu	nction Symbols	1-7	195	2-28
Inp	out/Output Designators	1-10	200	2-29
	mmon Control Block	1-11	208S	2-30
Wi	red Functions	1-12	218	2-30.1
Int	egrated Circuits	1-12	321S	2-30.2
Op	erational Amplifiers	1-13	502	2-31
	Introduction	1-13	519	2-32
	Basic Circuit Elements	1-14	521	2-33
	Input Stage	1-14	579	2-34
	Second Stage	1-14	3. DISCRETE COMPONENT CIRC DESCRIPTIONS	UIT
	Base Circuit Functions	1-16	Effectivity Index	3-1/3-2
	Schmitt Trigger Circuits	1-17	FAE-Gated Amplifier	3-3
Dis	screte Component Circuits	1-22	FAF-Amplifier	3-4
			FAG-Controlled Voltage Source	3-6
2.	INTEGRATED CIRCUIT PACKAGE		FAH-Voltage Switch	3-7
	CONFIGURATIONS		FBH-Voltage Switch	3-8
Int	egrated Circuit Index	2-1/2-2	GJB-Gated Analog Clamp	3-9
Cir	cuit Type		GJC-Multiple Gate Analog Clamp	3-11
	140	2-3	GJF-Low Pass Filter & Amplifier	3-12
	140S	2-3	GJK-Low Pass Filter & Amplifier	3-14
	141	2-4	GKA-Level Translator	3-16
	143	2-5	GKB-Digital to Analog Converter	3-16
	143S	2-5	GKC-Level Translator	3-18
	144	2-6	GKD-Digital to Analog Converter	3-19
	145	2-7	GKF-Digital to Analog Converter	3-21
	146	2-8	HAJ-Differential Low Pass Filter	3-23
	147	2-9	HAK-Amplifier	3-24
	<b>1</b> 49H	2-10	HAL/HAM-Summing Amplifier	3-26
	158	2-11	HAN-Peak Holding Amplifier	3-28
	159	2-13	HAP-AGC Amplifier	3-30
	161	2-15	HAQ-Differentiator/Amplifier	3-32

70629100 F v

HAR-Differential Amplifier	3-34	UC-Delay	3-106
HAS/HAT-Amplifier	3-36	UEB-Delay	3-107
HAU-Buffer Amplifier	3-37	VAF-Level Shifter	3-108
HAV-Averaging Amplifier	3-38	VHI-Relay Driver	3-110
HAW-Summing Rectifier	3-40	VHJ-Level Translator	3-111
HAX-Summing Rectifier	3-42	VHK-Integrating Level Translator	3-112
HBA-Rectifier	3-44	VHL-AND Gate	3-113
HBB-Rectifier	3-46	VHM-Fault Detector	3-114
HBD-Buffer Amplifier	3-48	VHP-Erase Current Driver	3-115
HBE-Rectifier	3-50	VHQ-Level Translator	3-117
HBI-Amplifier	3-52	VHR-Time Constant Switch	3-118
HBJ-Buffer Amplifier	3-53	VKK-Relay Driver	3-120
HCA-Differential Amplifier	3-54	VKM-AND Gate	3-121
HCB-Differential Amplifier	3-55	VKN-Two Input AND Gate	3-122
HCE-Buffer Amplifier	3-56	XAF-Pulse Former	3-123
HCF-Buffer Amplifier	3-57	XAG-Pulse Generator	3-125
HCK-Voltage Follower	3-58	XAH-Delay	3-127
HCL-Integrating Amplifier	3-59	4. CARD DIAGRAMS	
HCP-Low Pass Filter	3-60	Head Connector and Preamp	4-1
HCQ-Filter and Amplifier	3-62	DZPN-Head Connector and Preamp	4-2, 3
HCU-AGC Amplifier	3-64	Track Servo Preamp	4-4
HJD-Amplifier/Level Translator	3-66	AAFV-Channel I/O and Cable Interlock	4-6
HJE-Level Translator	3-67	AAHV-Head (Odd-Even) Coding	4-8
ICB-Lamp Driver	3-68	1AJV-9 Bit Multiplexer	4-9
ICC-Lamp Driver	3 <b>-6</b> 9	1ALV-Select, Reserve, Start-Up	4-10
JAG-Write Driver	3-70	1APV-Mean Baseline Generator	4-11
JAK-AGC Amplifier	3-72	2AQV-Buffer Amplifier	4-13
JAM-Auto Null Circuit	3-73	1ARV-Read Recovery PLO	4-14
LCF-Transmitter	3-74	1ASV-Data Separator	4-16
MAF/MAH-Voltage Controlled Oscillator	3-76	1ATV-Head and Channel Selector	4-19
QDE-Speed Detector	3-79	AAUV-Write, Erase, and Fault	4-21
QEH-Voltage Checker	3-81	1AVV-Read Amplifier	4-25
QEJ-Voltage Checker	3-83	2BBV-Index Detector	4-29
QEK-Switch Receiver	3-85	ABPV-Write Oscillator	4-31
QEL-Symmetry Restored	3-87	2BPV-Write Oscillator	4-35
QEM-Voltage Follower	3-89	ECGV-Track Servo Voltage Generator	4-39
QGD-Function Generator	3-90	JCGV-Servo Track Voltage Generator	4-41
RCB-Switch Receiver	3-92	KCGV-Servo Track Voltage Generator	4-42.1
SAA-Bipolar Current Buffer	3-94	OCSV-D/A Converter	4-43
SCC-Low Pass Filter & Amplifier	3-95	3CTV-Velocity and Desired Velocity	4 45
SCD-Voltage Comparator	3-97	Function	4-45
SCE-Summing Ladder	3-98	CCUV-Coarse and Fine Summing Amp	4-47
SCG-Buffer Amplifier	3-99	1CVV-Power Amplifier/Preamplifier	4-49
SCL-Terminator/Divider	3-100	2CVV-Power Amplifier/Preamplifier	4-50
SCM-Divider Network	3-102	AEGV-Offset Control	4-51
SCN-Frequency Control Network	3-104	AEHV-Index Error	4-52 4-53
UBD/UBE/UBF/UBH-Delay	3-105	AEJV-806 PLO	4-55 4-55
		SHIVENIN PLAT	4-77

70629100 G

3EQV-Parity Error Cover Latch	4-57	AHEV-Carriage Offset	4-156
AERV-Operator Interface	4-59	AHNV-Data Separator	4-158
3ERV-Operator Interface	4-60.3	AHPV-Phase Lock Oscillator	4-160
2ESV-Sector Counter/Register	4-62	1HQV-Write Compensation	4-162
2ETV-Function Decode 2 and Channel Selection		3JCV-Power Interrupt	4-164
2EUV-Function Decode 1	4-67	3JLV-Device Clock & Fault Gating	4-166
2EVV-Multiplexer	4-69	3JMV-Diagnostic and Offset	4-169
1FCV-806 kHz Oscillator	4-71	3JNV-Index/Sector	4-172
2FEV-Motor Enable and On Line Clear	4-73	3JPV-Dialog	4-175
AFJV-Data Latch	4-74	3JQV-Miscellaneous	<b>4-17</b> 9
1FLV-AGC Amplifier	4-76	3JRV-Serializer/Deserializer	4-182
2FLV-AGC Amplifier	4-79	3JSV-Receiver/Transmitter	4-185
2FMV-Level Detector	4-82	2JYV-Absolute Addressing	4-190
2FNV-Differentiator and Amplifier	4-85	3PBV-Lamp/Relay Driver	4-194
DFPV-Write Driver and Fault Circuit	4-87	AQZV-Voltage Fault Detect & Address	
FFPV-Write Driver and Fault Circuit	4-90	Control	4-196
CFRV-Fine Servo Decoder	4-92.1	BQZV-Voltage Fault Detect & Address Control	4 100
2FRV-Fine Servo Decoder	4-93		4-198
3FRV-Fine Servo Decoder	4-97	1RCV-Receiver	4-200
BFSV-Head Alignment	4-100.1	3RLV-Receiver	4-201
CFSV-Head Alignment	4-100.5	ARWV-Receivers	4-202
EFSV-Head Alignment	4-100.9	BSAV-Switch Receiver	4-204
3FTV-Data Clock-Transmitter & Receiver	4-101	1TCV-Transmitter	4-206
AFUV-Index Detector and Sector Generator	r 4-103	2TLV-Transmitter	4-207
CFUV-Index and Sector Generator	4-106	3TWV-I/O Transmitters	4-208
2FVV-Fine, EOT Enable & Offset Control	4-109	1UCV-Speed Detector	4-210
1FWV-Access Control	4-112	OWAV/1WAV-Ten Bit Counter	4-212
2FZV-R/W/E Enable and Fault Detect	4-114	1WBV-Four Bit Input Steering	4-213
3GJV-CE Alignment Delay	4-116	0WCV-9 Bit Comparator	4-214
2GKV-Static Diagnostic	4-118	0WDV-Fault Register	4-215
2GLV-Motor Control and Speed Detection	4-122	GWEV-R/W/E Enable & Fault Detection	4-216
2GNV-State Latches	4-125	0WGV-Unit Reserve	4-217
2GPV-Monitor Latch and Control	4-127	1WGV-Unit Reserve	4-218
2GSV-Intr/Reset and Parity Generator	4-130	2WGV-Dual Channel Reserve	4-219
2GTV-Fault Detection	4-133	1WHV-Latency	4-220
3GTV-Fault Detection	4-136	1WJV-Sector/Index Separator	4-221
2GUV-Seek Control	4-139	1WMV-Buffer	4-222
2GVV-Tag Decode	4-141	AWMV-Buffer	4-223
2GWV-Sector Counter and Register	4-144	2WWV-Multiplexer	4-224
2GXV-Input Steering	4-147	0WYV-Counter Control	4-227
2GYV-Bus Parity and Lap Decode	4-150	BWZV-Difference Counter, Odd/Even and	4 990
2GZV-Head Register Decode	4-152	Slope	<b>4-22</b> 9
1HAV-Triple 4-Bit Multiplexer	4-155	DWZV-Difference Counter, Odd/Even and Slope	4-231
	FIGU	JRES	
1-1 Wire Wrap Board Assembly	1-2	1-6 Integrated Circuit	1-13
1-2 Logic Card Detail	1-4	1-7 Simplified Op Amp Circuit	1-15
1-3 Inversion Conventions	1-6	1-8 Op Amp Circuit Functions	1-18
1-4 Common Control Block	1-11	1-9 Op Amp Used as a Schmitt Trigger	1-21
1-5 Wired Functions	1-12	1-10 Discrete Component Circuit	1-23

70629100 G vii

# SECTION 1

# INTRODUCTION

#### MAINTENANCE AIDS

## GENERAL

Section 1 contains information on logic symbology, operational amplifiers, integrated circuit package configuration, discrete component descriptions and logic card diagrams.

The logic used in this device consists of two styles of circuits: discrete component and integrated circuits. Discrete component circuits contain individually identifiable resistors, capacitors, transistors, etc.

Standard logic levels used are: "1" = +3 volts and "0" = 0 volts. All signals are named for their function when a "1". For non-standard logic levels or analog signal voltages, refer to applicable circuit description.

## BACK PANEL


The Back Panel consists of the logic board wire wrap assembly and guiding piece parts for the logic cards.

Logic cards are plugged into the logic board wire wrap assembly. Guide rails connected to perpendicular panels guide the cards into place and restrict horizontal or vertical movement.

Wire wrap pins extend through the back panel. The logic cards mate with these pins on one side of the back panel. On the other side, the "wire wrap" side, wiring interconnects the logic functions between cards. This wiring is secured to the pins by the wire wrap technique. These pins also provide convenient test points for monitoring logic levels of all signals entering and leaving each card.

The wire wrap surface of the logic board wire wrap assembly contains wire wrap pin identification (Figure 1-1). Logic cards are designated by horizontal row (A, B, C, or D) and vertical column (1 through 30). Wire wrap pins are then called out by pin number and column A or B. For example, A8-12B is the back panel pin at logic row A, position 8, pin 12 of column B.

70629100 E



## Wire Wrap Pin Identification

-			
A8	Position 8 in Chassis Row A	A8	Location of Logic Card. Con- nector 8 of Row A. Location of
12B	Pin number 12 in Column B		full size cards identified with top connector.
3A	Pin number 3 in Column A.		•
	When Chassis Row and Position are not listed it is identical to the one above it.	XXX	Special circuit characteristics. (Oscillator frequency, delay period, etc.)
JA80	Auxiliary connector used to in-	2	Input applied to transistor Q2.
	put or output signals to/from Back Panel.	4	Output transistor (if applicable) Q4.
5 <b>A</b>	Pin number 5 in Row A		
		/-	non Logic Level
	Logic Representation	>>,<	Pin connections.
X/Y	Function symbol	$\leftarrow$	Indicates direction of signal flow.
L005	Logic term or identifier	1870	When no pin connections are in-
VHI	Circuit type designator. Alpha characters indicate discrete components, (see Part 3). Numeric characters indicate integrated circuits (see Part 2).		dicated, it is a continuous fail going from preceding term to indicated term. Page number will be given if different, (xx-1870).  7J192

Figure 1-1. Wire Wrap Board Assembly

JA80 through JA85 and JA90 through JA95 are auxiliary connectors used to interface logic cards with maintenance panel, I/O connectors, etc. Pin identification is by pin number (1 through 14) and row (A or B). (JA80-5A is auxiliary connector JA80, pin 5, row A).

## LOGIC CARDS

#### PHYSICAL DESCRIPTION

All components of the logic cards (Figure 1-2) are mounted on one side of a printed circuit board (PCB). Two sizes of PCB are used. The 6.075 x 2.3 inch PCB is called the half-size card (plugs into one logic row). The 6.075 x 4.85 inch PCB is the full-size card. The latter card spans two rows of the logic chassis.


Numerical designators (1 through 99) are etched on the non-component side of the board identify each transistor. A 4-character alpha-numeric designator is etched on the non-component side of the board to identify the card type. A matrix code (alphanumeric) also appears on this side. Non-amplifying components such as integrated circuits, resistors, capacitors, diodes, etc., are not marked.

## PIN ASSIGNMENTS

Half-size cards are equipped with a 28-pin (sockets) connector, while the full-size card contains a 62-pin connector. Connectors are mounted along the shorter dimension on the component side of the board.

The pins of each card connector are arranged in two columns (A and B) and are numbered from the top starting with pin 1 and continuing through pin 14 on the half-size card. The pins of the full-size card are numbered 1 through 34, however pins 18A, 18B, 19A, 19B, 20A, and 20B are omitted.

70629100 E 1-3



#### NOTES;

- (I) INTEGRATED CIRCUIT LOCATED AT BOARD MATRIX D2
- 2. ON LOGIC DRAWINGS, CARD PINS AND MATRIX LOCATIONS, ARE PRECEDED BY 3 DIGITS THAT IDENTIFY LOCATION OF CARD IN LOGIC CHASSIS (A 23, POSITION 23 IN CHASSIS ROW A)
- (3) PINS 18, 19, 20, (A AND B) NOT PRESENT

Figure 1-2. Logic Card Detail

The logic chassis wire wrap surface (side opposite surface where cards are installed) contains wire wrap pin identification information adjacent to each chassis row. Wire wrap pins are numbered 1 through 17 in each chassis row. When a full-size card (spans two logic rows) is installed in the logic chassis, card connector pins (sockets) 1A and 1B mate with wire wrap pins 1A and 1B of the upper row, while card connector pins 21A and 21B mate with wire wrap pins 1A and 1B of the row immediately below. The logic diagrams for this unit show connections in terms of wire wrap pins.

1-4 70629100 E

## TEST POINTS

Test points are located near the edge of the card opposite the connector and in other strategic places on the component side of the board. Test points are identified alphanumerically starting with A on the top, outer edge. Test points A and Z are available for ground reference on full-size cards. Only test point Z is available for ground reference on half-size cards.

## LOGIC SYMBOLOGY

## INPUT/OUTPUT STATE INDICATORS

Input/output state indicators are the polarity indicator ( $\longrightarrow$  or  $\triangleright$ ) and the logic negation indicator ( $\longrightarrow$  or  $\triangleright$ ).

The input polarity indicator indicates the most negative potential is required to satisfy the logic function represented by the qualifying symbol. The output polarity indicator indicates the most negative potential is present at the output when the logic function is satisfied. The absence of the polarity indicator indicates the most positive potential is present.

The logic negation indicator is a small circle located at the origin or termination of a signal line, and tangent to a logic symbol. The presence or absence of this indicator tells the conditions that are necessary to satisfy the function of the logic symbol. The presence of the circle indicates a "0" logic level on that line is needed to satisfy the function. The absence of the circle represents a logical "1" as needed to satisfy the function.

The relative level indicator depicts the occurrence of inversion. Figure 1-3 shows some representative examples of the relative level indicator being used in this manner.

70629100 E 1-5




Figure 1-3. Inversion Conventions

## DYNAMIC INDICATOR


The presence of a dynamic indicator (>) just inside a symbol indicates the inputs are gated (satisfied) with the dynamic positive-going transition of the input line to the state shown. A logic negation indicator (circle) accompanying the dynamic indicator signifies that a negative-going transition is required to gate in the inputs. Absence of the dynamic indicator indicates the inputs are gated (satisfied) with the static state of the input line.

## SIGNAL LINE INDICATORS

## Non-Standard Levels

Some signal line indicators indicate non-standard levels on input/output lines. These signal line indicators are as follows:


1-6 70629100 E



Absence of these indicators shown above indicates a standard logic level.


## Inhibit

The inhibit line indicates gating of the logic function will be inhibited whenever the line is at the level indicated by the logic negation indicator. Inhibit line symbols are as follows:



## Miscellaneous

Other signal line indicators are as follows:



# FUNCTION SYMBOLS

Circuit function symbols for discrete components and integrated circuits are as follows:

- 1 OR gate or inverter
- & AND gate

=1	exclusive OR
<b>&gt;</b>	amplifier (with or without gain)
B	amplifier with adjustable gain
ΣΈ	summing amplifier
<b>S</b> >	integrating amplifier
<b>d</b> Þ	differentiating amplifier
X/D	digital to analog conversion
X/B	digital to analog conversion with adjustable gain
<b>D/Y</b>	analog to digital conversion
⊳x/Y	amplifying level translator (gain noted outside box)
I⊳I	positive analog rectifier (symbol preceded by a minus sign if negative rectification is used)
∑×/⊳	analog summation of digital inputs. Reference voltage outside box indicates output signal level resulting when specified input(s) are negated
РШΥ	Schmitt trigger
XÞ	saturable, non-linear, gain controlled amplifier
F⊳	function generator
n⊳	active bandpass filter
n	bandpass or resonant circuit

1-8

X --→ Y coder Level conversion - transmission line to logic level, switch X/Y state (ground or open) to logic level, logic level to power output (to drive lamp, relay, solenoid, etc.) integrating level translator ∫X/Y variable gain source amplifier X/Y/B switch receiver with integrating of digital signal and hysteresis ∫X∐Y retriggerable multivibrator (single shot) **1**Π voltage controlled, free running multivibrator frequency sensor >50 HZ odd parity generator 000 even parity generator 00 symmetry restoration circuit ones delay - when input changes to a "1" a 200 nsec delay 200ns occurs before the "1" is passed on zeros delay - when input changes to a "0" a 30 nsec delay occurs 30ns before the "0" is passed on  $0 \rightarrow 1$  is not delayed.  $1 \rightarrow 0$  delayed by 35 nsec 35ns both transistors are delayed by 35 nsec. 35ns

# INPUT/OUTPUT DESIGNATORS

Inputs are individually identified as necessary by an input designator inside the symbol block and adjacent to the left side following all prefixes indicating dependency. These input designators follow:

- R reset or clear
- S set
- G gating type input that affects other inputs or outputs
- J J input of J-K flip-flop
- K K input of J-K flip-flop
- used to link gating (clock) input of control block to J and K inputs of J-K flip flops
- T toggle or complement input
- D data input of D-type flip-flops
- C a gating (clock input for D-type flip-flops
- shift right (or down)
- shift left (or up)
- +I increase contents by one (count up)
- -I decrease contents by one (count down)
- OR indicates grouped inputs that maintain a fixed relationship in states and always change together

- I, 2, 4, 8 indicates relative weighting of inputs or outputs in codes.

  They may be consecutive, binary, decimal representation of binary values, etc.
- A, B, C, ETC. when two or more of these are used together in inputs to a symbol, it indicates individual signals or individual groups of signals to be identified for further operations such as arithmetic functions

Certain input designators (C and G) may also be used as prefixes to other input designators, but not to each other, C and G indicate dependency of every designator, such as D, they prefix, and are referred to as dependency notation. For example, CD indicates that the input is gated to a D-type flip-flop only when the C input is active. Gate dependent inputs (G) may be distinguished from each other by 1, 2, etc. following the G. Where more than a single G term is involved, commas are used to separate the numbers. Clock dependent inputs for loading data are denoted by a "C". Different C inputs are distinguished by a number following the C.

## COMMON CONTROL BLOCK

Signals entering the common control block (Figure 1-4) are common to more than one section of the circuit. The neckof the common control block abuts the top or bottom of the sections it controls. Input designators may include C, G, R,  $\rightarrow$ ,  $\leftarrow$ , +1, -1, plus select lines with or without decoding.




Figure 1-4. Common Control Block

70629100 E 1-11

## WIRED FUNCTIONS

The logical representation for wired functions is shown in Figure 1-5. These functions are used where circuits have the capability of being combined as an OR function by having the outputs connected. This is simply a physical connection and no electrical or electronic components are involved. The logical interpretation of a wired OR function simply requires that one of the inputs be a logic "0" before the output can be a logic "0". The wired AND output will be a logic "1" only when both inputs are logic "1's".




Figure 1-5. Wired Functions

## INTEGRATED CIRCUITS

Figure 1-6 shows the schematic version (as shown on card schematic diagram) and the logical representation (as shown on logic diagrams) for the same representative integrated circuit.

Referring to Figure 1-6 it is apparent that the two versions are essentially the same. Both views identify pin numbers, the function symbol, and the CDC element number for the circuit. Refer to Section 2 for manufacturer's information on the various element numbers. One line of information appears on the logic version that does not appear on the schematic block. This is the logic term designator which identifies this term on a logic drawing. No other logic term has the same term designator as another term.

1-12 70629100 E




Figure 1-6. Integrated Circuit

The last item of information regarding these two representations involves the location code which borrows part of the schematic symbols reference designator. In the reference designator (U-A4B), the U specifies a non-amplifying integrated circuit, the A4 is the circuits board matrix location for the package, and the B indicates the section of the package. (A 140 package is a four section package. Each section is a separate circuit. Sections are identified A through D.) The location code (on logic drawings) borrows the matrix location and additionally specifies the location of the card in the logic chassis: position 5 of row B.

# OPERATIONAL AMPLIFIERS

## INTRODUCTION

The operational amplifier (op amp) is a high-gain integrated circuit that can amplify signals ranging in frequency from dc to its upper frequency limit, which may be more than one megahertz. It is used extensively in the drive as a linear amplifier of servo analog signals. Because of its versatility, however, it has multiple applications.

70629100 E

The op amp approaches the following characteristics of an ideal amplifier:

- 1. Infinite voltage gain.
- 2. Infinite input resistance.
- 3. Zero output resistance.
- 4. Zero offset: output is zero when input is zero.
- 5. High bandwidth frequency response.

## BASIC CIRCUIT ELEMENTS

Figure 1-7 is a highly simplified schematic of a typical op amp with its basic feed-back network. Detailed circuit analysis information may be obtained by referring to the manuals prepared by the applicable manufacturers.

#### INPUT STAGE


All op amps utilize a differential amplifier in the input stage. This circuit may be relatively simple, as shown, or may consist of multiple circuits with FETs or Darlington-connected transistors. The advantage of this type of amplifier is that it amplifies the difference between the two input signals. For example, if 10 millivolts are applied to the non-inverting input while 9 millivolts are applied to the inverting input, the extra 1 millivolt difference is amplified. The amplification, which may be a voltage gain of up to 100,000, is linear until the op amp saturates or until increasing frequency causes rolloff.

If the same input is applied to both input terminals, the signal is referred to as the "common-mode" input signal. In the preceding example, the 9 mv are the common-mode input, while 1 mv is the differential input. In the ideal op amp, the output is zero with identical inputs. Only the difference (1 mv) is amplified. Since the common-mode input is not amplified, signals common to both, such as noise and hum, are cancelled.

#### SECOND STAGE

Not all op amps have a second stage. If used, however, it may contain additional amplification and level shifting.

1-14 70629100 E



- NOTES; 1 TO COMMON CONSTANT-CURRENT SOURCE.
  - 2 NOT APPLICABLE TO ALL TYPES. REFER TO MANUFACTURER'S DATA SHEET.
  - TOR BALANCED INPUT IMPEDANCE,

    R3 = R1 R2
    R1+R2
    7J133

Figure 1-7. Simplified Op Amp Schematic

## BASIC CIRCUIT FUNCTIONS (FIGURE 1-7)

Resistors R1 and R2 provide degenerative feedback to control the overall gain of the circuit. As long as the ratio of R2/R1 is low compared to the open loop gain at the operating frequency, circuit gain is independent of the characteristics of the specific op amp.

Rapid analysis of this circuit is possible if two basic principles of op amps are assumed:

- 1. Insignificant current flows into either input terminal; it can be assumed to be zero.
- 2. The differential voltage (V3) is insignificant and can be assumed to be zero.

Rule #1 may be presumed since the input impedance is very high. As a result, all current II1) entering the summing point must leave it (I2). These currents are:

$$I1 = V1/R1$$

$$I2 = -V4/R2$$

The minus (-V4) indicates that the output is the inversion of the input. Since no current flows into the op amp, II must be equal to I2. By Ohms Law:

$$V4/V1 = -R2/R1$$
 or  $V4 = -V1(R21R1)$ 

Therefore, the output is simply the ratio of R2/R1. This linear output/input relationship holds true as long as the input (V1) is not of sufficient amplitude to saturate the op amp.

Resistor R2 is frequently shunted by a capacitor. This controls the roll-off characteristics of the circuit where the full op amp bandwidth is not required. The effective feedback to the input is the resistance of R2 in parallel with the capacitive reactance of C1. Capacitive reactance decreases as frequency increases. Therefore, as frequency increases, the effective impedance of R2-C1 decreases to reduce overall gain.

1-16 70629100 E

If C1 is large enough, its charging time becomes more of a factor. The output cannot react as fast as the input may change. This is the integrating or low pass function. For example, doubling the frequency halves the gain. The output is the mathematical integral of the input when the effects of C1 predominate over the effects of R2. Thus, if the input voltage is proportional to velocity, the output is proportional to distance.

Since there is actually a slight current (measured in nanoamperes) entering the differential stage, the difference or unbalance between the two input currents would be amplified. This results in an error known as dc offset, that is, the output would be non-zero with a zero common-mode input. If, however, the currents are made to be equal, that is, they see equal input impedances, they are common-mode and are cancelled. Resistor R3 is selected to balance out the offset voltage and current by making the impedance to ground of the two inputs equal.

Rule #2 holds true as long as feedback is provided by R2 or its equivalent. As long as the amplifier is not saturated, it will adjust its output voltage to maintain the differential voltage V3 at zero. Therefore, the summing point is at V2. Since V2 is usually at ground potential, the summing point is also at ground. This is a "virtual" ground, that is, it is at ground potential even though there is no connection between this point and true ground. If the summing point is monitored with an oscilloscope, little or no signal can be observed.


Typical op amp circuit functions are illustrated in Figure 1-8.

## SCHMITT TRIGGER CIRCUITS

Operational amplifiers can also be connected in the Schmitt trigger configuration (Figure 1-9). Note that the degenerative feedback path is not provided. It is replaced by a regenerative feedback path. This is the open loop configuration: if the voltage at the non-inverting input is greater than the voltage at the inverting input, the output is saturated at its most positive value. Reversing the inputs causes the circuit to slew (change) at its maximum possible rate to saturate negatively.

All Schmitt triggers have hysteresis. Hysteresis is supplied by regenerative feedback from the output to the non-inverting input.


70629100 E 1-17



MINUS SIGN (-) INDICATES THAT OUTPUT IS INVERTED.

7391-1

Figure 1-8. Op Amp Circuit Functions (Sheet 1 of 3)



2 R<sub>2</sub> USED TO PROVIDE DC FEEDBACK TO KEEP OUTPUT SYMMETRICAL ABOUT GROUND.

Figure 1-8. Op Amp Circuit Functions (Sheet 2 of 3)

70629100 E

Figure 1-8. Op Amp Circuit Functions (Sheet 3 of 3)

EXCEED THE SATURATION VOLTAGE (VSAT), WHICH IS ABOUT

2 VOLTS LESS THAN THE SUPPLY VOLTAGE.

7491-3




Figure 1-9. Op Amp used as a Schmitt Trigger

Consider A376 of Figure 1-9. Assume the voltage at A is zero. A voltage divider network (not shown) sets point B at +1.28V. Without feedback and, since the non-inverting input is more positive than the inverting input, the output is saturated positively.

As the input A goes more positive, the output does not change until A equals B (+1.28V). The differential voltage is then zero, so the output starts to switch to a zero-volt output. However, there is now a path from Y to B; the B input becomes less positive than the A input. The output very quickly saturates negatively.

With about -14V available at Y, the voltage at B is reduced to +1.10V. The input must now swing to less than +1.10V for the output to change its state back to positive saturation.

The remaining circuits work in a similar manner.

# DISCRETE COMPONENT CIRCUITS

Figure 1-10 shows a schematic (as shown on card schematic diagram) and the logical representation (as shown on logic diagrams) for the same theoretical discrete component circuit. Four lines of information are contained within the logic symbol. The top line is the function symbol and designates the board logic function of that particular symbol. In this case, represents an amplifier, the logic function performed by the circuit. The third line, also an alphabetic code, designates the circuit type being used (HAB). The circuit type is a subdivision of the function identifier (specifically a high level amplifier). By using the circuit type designator, detailed information on that particular circuit may be obtained by referring to Section 3.

The second line within the symbol is used to differentiate that particular symbol from similar symbols that appear on the logic diagram. It is called the logic term and consists of a one-letter prefix and an assigned identification number (in this case, A705).

The numbers on the input lines to the symbol indicate which transistor is driven by that input line. For example, the upper input has a number 22 on its line, showing that it drives transistor number 22 (i.e., Q22 on the card schematic diagram).

1-22




Figure 1-10. Discrete Component Circuit

The output lines also have numbers associated with them. These numbers indicate which transistor directly feeds the output line. For example, the lower output line has a number 40 above it, indicating that the output from transistor number 40 (Q40 on the card schematic diagram) drives the lower output line.

The lines on the interior of the logic block that bracket both inputs and both outputs show that the input lines and the output lines are differentials. The relative level indicators show that the amplifier does not invert the signal. Slashes on the inputs and outputs show that the signal levels are non-standard.

For schematic diagrams of discrete component circuits used in this device see Section 3. An analysis of circuit operation supports each circuit diagram. The order of presentation is in accordance with the 3-letter alphabetical circuit type designator.

70629100 E 1-23/1-24

# SECTION 2 INTEGRATED CIRCUIT PACKAGE CONFIGURATIONS

INTEGRATED CIRCUIT INDEX					
CDC Circuit Type	CDC Part No.	MFGR **	MFGR's Part No.	Revision Date	
Circuit Type  139* 140 140S 141 143 143S 144 145 146 147 149H 158 159 161 162 164H 164S 166 172H 173H 175H 176 182 182	CDC Part No.  51657100 51651900 50254600 50250700 51639900 50254800 41523200 51701900 51701800 50251900 50251800 51764700 51718600 50252900 50252000 50252000 50252000 50252000 50252800 50252800 50252800 50252800 50252000	MFGR	MFGR's Part No.  U5F771139X 9002 74S00 9003 9009 74S40 9001 9005 9016 9007 3021 9316 9300 9601 75107 3062 74S113 9312 3002 3004 3060 75110 74197 8291	Date  9-29-72 4-10-72 9-29-72 12-1-72 4-10-72 9-29-72 12-1-72 9-29-72	
188 189 191 193 195 200 208S 218 300* 301* 304* 307* 308* 315* 316* 321S 350* 351* 380* 502 519 521 579 AMP-1* AMP-2*	51783900 51784000 95305700 50254300 15104300 50254200 50254900 15107500 84667800 50251300 50254400 51753300 15106100 95817600 15110800 15110900 15115400 50254100 50254000 50254000 50254000 15105400 15104400 15106400 11844900 40132000	FFFTFTTMFFFFSCAANTEMMACATTTSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	9015 9322 9301 74123 9602 7406 74520 3003 UB5770939X U5B7741393 U5F7715393 U5B771039X NE531 CA3001 CA3001 CA3040 LH0002CH TSC4711 MC1463R MC1469R RCA51258 74180 74174 7483 NE562	5-7-74 4-10-72 4-10-72 12-1-72 12-1-72 9-29-72 4-10-72 5-7-74 9-29-72 9-29-72 9-29-72 9-29-72 9-29-72 9-29-72 9-29-72 9-29-72 12-1-72 9-29-72 4-10-72 12-1-72 9-29-72 9-29-72 12-1-72 9-29-72 4-10-72 12-1-72 9-29-72	

\*Integrated circuit operational amplifiers (op-amps) are not considered field replaceable due to balancing problems and are not included within this section. Refer to Manufacturer's Data Handbook for op-amp circuit information.


= Fairchild Semiconductors \*\*MFGR's - F

Texas Instruments


- T - M

- M = Motorola Semiconductor Products, Inc.
- S = Signetics Corporation
- N = National Semiconductor
- TE = Transitron Electronics


2-1/2-270629100 F



LOGIC SYMBOL





PACKAGE PIN CONFIGURATION




TRUTH TABLE (FOR ONE GATE)

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- 3. Type 140 manufactured by Fairchild Semiconductors (P/N 9002) used for low speed applications.
- 4. Type 140S manufactured by Texas Instruments (P/N 74S00) used for high speed applications.







PACKAGE PIN CONFIGURATION




TRUTH TABLE (FOR ONE GATE)

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- 3. Type 141 manufactured by Fairchild Semiconductors (P/N 9003).






- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- 3. Type 143 manufactured by Fairchild semiconductors (P/N 9009) used for low speed switching applications.
- 4. Type 143S manufactured by Texas Instruments (P/N 74S40) used for high speed switching applications.




## LOGIC SYMBOL




PACKAGE PIN CONFIGURATION

INP	лs		PUTS TOGGLE		TOGGLE	Je
J	K	SET	CLEAR	SET	CLEAR	
0	٥	0	1	0	1	Ke
0	0	1	0	1	0	
٥	1	٥	1	0	1	
0	_	1	0	0		
1	0	0	1	1	0	SET
ı	٥	1	0	1	0	- <del> </del>
1	1	0	1	1	0	CLEAR
1	-	1	0	0	1	
		TRU	TH TAI	BLE		TIMING SEQUENCE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 144 manufactured by Fairchild Semiconductors (P/N 9001).







\* PINS USED FOR CONNECTING EXTENDERS

A	₿	С	D	Ε
0	0	0	0	1
0	0	0	- 1	1
0	0	١	0	1
0	0 0 0 0 1 1	١	١	0
0	1	0	0	1
0	1	0	- 1	1
0	1	1	0	1
0	1	١	1	0
1	0	0	0	1
00000000	0	0	1	
1	0	1	0	1
1	0 0 0 0 1 1	0 0 1 1 0 0 0 1 1	1.	0
١	1	0	0	0
1 1 1 1	1	0	0-0-0-0-0-0-	000000
1	1	1	0	0
1	١	١	1	0

TRUTH TABLE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 145 manufactured by Fairchild Semiconductors (P/N 9005).







PACKAGE PIN CONFIGURATION




TIMING SEQUENCE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- 3. Type 146 manufactured by Fairchild Semiconductors (P/N 9016).










NOTES:

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 147 manufactured by Fairchild Semiconductors (P/N 9007).

70629100 E 2-9









TRUTH TABLE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- 3. Type 149H manufactured by Motorola Semiconductor Products, Inc., (P/N 3021).



2-11




(A) MODE SELECTION WITH POSITIVE - GOING CLOCK IS:


PINS 7810	PIN 9	MODE
1	1	COUNT UP
0	1	NO CHANGE
1	0	PRESET
0	0	PRESET

- (B) PIN 15 IS HIGH WHEN ALL OF THE FOLLOWING PINS ARE HIGH: 10,11,12,13, AND 14.
- (C) ILLUSTRATED ABOVE IS THE FOLLOWING:
  - I. CLEAR OUTPUTS TO ZERO
  - 2. PRESET TO BINARY 12
  - 3. COUNT TO 13, 14, 15, 0, 1 AND 2
  - 4. INHIBIT

### TIMING SEQUENCE

- 1. Symbol shown as it would appear on logic drawings.
- 2. Type 158 manufactured by Fairchild Semiconductors (P/N 9316).






- A DATA ENTERED INTO D-INPUT VIA PIN 4 BY PIN 9 LOW AND POSITIVE GOING SIGNAL ON PIN 10.
- B DATA ENTERED INTO JK(Z) INPUT BY PIN 9 HIGH AND POSITIVE GOING SIGNAL ON PIN 10. PIN 4 INPUT INHIBITED BECAUSE OF PIN 9 HIGH. OUT IS THEN AS FOLLOWS:


INPUT	PIN	OUTPUT PIN			
2	3	15			
0	0	0			
0	-	NO CHANGE			
1	0	TOGGLES			
1	j	1			

© DATA SHIFTS DOWN (PIN 15 - 14, ETC.) WITH CLOCK, TIMING SEQUENCE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 159 manufactured by Fairchild Semiconductors, (P/N 9300).









- Symbol shown as it would appear on logic diagrams, except for timing network.
- Type 161 manufactured by Fairchild Semiconductors (P/N 9601). 2.

2-15 70629100 E






162 DUAL DIFFERENTIAL RECEIVER USED AS A SCHMITT TRIGGER WITH EXTERNAL FEEDBACK NETWORKS AND FIXED BIAS ENABLING GI AND G2 STROBE INPUTS.


LOGIC SYMBOL

# G2 162 1 D/Y 2 J D/Y 5 GI 12 D/Y 8 GI ANALOG TO DIGITAL CONVERTER APPLICATION



PACKAGE PIN CONFIGURATION


2-16 70629100 E



162 DIGITAL TO ANALOG CONVERTER APPLICATION


G2 IS COMMON TO BOTH CONVERTERS.


162 TWISTED PAIR RECEIVER APPLICATION



162 SCHMITT TRIGGER


- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 162 manufactured by Texas Instruments (P/N 75107).






PACKAGE PIN CONFIGURATION


INF	INPUT		PUT RE G	OUTPUT AFTER G		
J	K	SET	CLEAR	SET	CLEAR	
0	0	0	I	0	1	
0	0	1	0	1	0	
0	ı	0	ı	0	1	
0	ı	ı	0	0	ı	
1	0	0	ı	ı	0	
1	0	1	0	ı	0	
1	ı	0	I	l	0	
1	1	1	0	0	ı	



TRUTH TABLE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each flip-flop.
- Type 164H manufactured by Motorola Semiconductor Products, Inc., (P/N 3062) used for low speed applications.
- 4. Type 164S manufactured by Texas Instruments (P/N 74S113) used for high speed applications.





PACKAGE PIN CONFIGURATION

LOGIC SYMBOL

COMMON SELECT PIN			INPUT PIN GATED TO			
13	12	H	(PIN IO LOW)			
0	0	0	t			
0	0	1	2			
0	1	0	3			
0	1 1		4			
ı	0	0	5			
1	0	ı	6			
ı	[ 1	0	7			
1	1		9			

# I.) OUTPUT IS HIGH IF DATA INPUT IS HIGH.
2.) OUTPUT IS LOW IF DATA INPUT IS LOW.
3.) PIN 14 OUTPUT IS INVERSE OF PIN 15.
4.) IF PIN 10 IS HIGH, PIN 15 IS LOW AND 14 IS HIGH (REGARDLESS OF SELECT/DATA INPUTS).


TIMING SEQUENCE


#### TRUTH TABLE

#### NOTES:


- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 166 manufactured by Fairchild Semiconductors (P/N 9312).

70629100 E 2-19






PACKAGE PIN CONFIGURATION




TRUTH TABLE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- Type 172H manufactured by Motorola Semiconductor Products, Inc., (P/N 3002).

2-20 70629100 E








A B C
O O I
O I I
I O I
I O I

TRUTH TABLE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- 3. Type 173H manufactured by Motorola Semiconductor Products, Inc., (P/N 3004).
- 4. The output of each gate is an open collector.









- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each flip-flop.
- Type 175H manufactured by Motorola Semiconductor Products, Inc., (P/N 3060).

2-22 70629100 E




PACKAGE PIN CONFIGURATION



LOGIC SYMBOL

	LOGIC INPUTS		ITOR JTS	OUTPUTS		
1	2	3	10	12	13	
l or O	lor O lor O lor O O	lor O	80	00-	0	


TRUTH TABLE



TIMING SEQUENCE


- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 176 manufactured by Texas Instruments (P/N 75110).

70629100 F 2-23




- 1. Symbol shown as it would appear on logic diagrams.
- Type 182 manufactured by Texas Instruments (P/N 74197) or Signetics Corporation (P/N 8291).


2-24 70629100 E




LOGIC SIMBOL



TRUTH TABLE




- 1. Symbol shown as it would appear on logic diagram.
- 2. Type 188 manufactured by Fairchild Semiconductor (P/N 9015).





PACKAGE PIN CONFIGURATION



LOGIC SYMBOL


15	1	3,6,13,10	2,5,14,11	4,7,12,9
	*	*	*	*
0	0	*		L
0	0	*	0	0
0	_	l	*	ı
0	1	0	*	0
*	= N	O EFFECT	ON OUTPU	T

TRUTH TABLE

# NOTES:


- 1. Symbol shown as it would appear on logic diagram.
- 2. Type 189 manufactured by Fairchild Semiconductors (P/N 9322).

70629100 E 2-25




INF	PUT	PIN		LO("O") OUTPUT PIN	7
2	ı	14	15	(OTHER OUTPUTS = "I")	DIN
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 1 1 0 0 0 0 1 1	0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1	3  2  1  10  9  3  4  5  6  7  米  米  米	PIN  15
		1	0	* *	5
* /	ALL O	UTPUT		HIGH TH TABLE	6 7 TIMING SEQUENCE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 191 manufactured by Fairchild Semiconductors (P/N 9301).




# PACKAGE PIN CONFIGURATION




#### NOTES:

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 193 manufactured by Texas Instruments (P/N 74123).


70629100 E 2-27







- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 195 manufactured by Fairchild Semiconductors (P/N 9602).

2-28 70629100 E







PACKAGE PIN CONFIGURATION



TIMING SEQUENCE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each gate.
- 3. Type 200 manufactured by Texas Instruments (P/N 7406).
- 4. The output of each gate is an open collector.










TRUTH TABLE


- 1. Symbol shown as it would appear on logic diagrams.
- 2. Symbol repeated for each NAND gate.
- 3. Type 208S manufactured by Texas Instruments (P/N 74S20).








- 1. Symbol shown as it would appear on logic diagram.
- 2. Type 218 manufactured by Motorola Semiconductor (P/N 3003).



The 321S is a dual comparator. Output (pin 10) is high when either pin 2 is at a lower potential than pin 3 and pin 13 is high, or pin 6 is at a lower potential than pin 5 and pin 9 is high.

Symbol shown as it would appear on logic diagrams.
 Type 321S manufactured by Transitron Electron (P/N TSC5711).

2-30.2 70629100 F





INPUTS	OUT	PUTS		
∑ OF 1's AT PINS 1,2,8 THRU 13	PIN 3	PIN 4	PIN 5	PIN 6
EVEN	1	0	1	0
ODD	1	0	0	1
EVEN	0	1	0	i
ODD	0	1	1	0
EVEN OR ODD	1	1	0	0
EVEN OR ODD	0	0	1	1


TRUTH TABLE

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 502 manufactured by Texas Instruments (P/N 74180).

70629100 E 2-31









- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 519 manufactured by Texas Instruments (P/N 74174).

<u> </u>	INPUT				OUTPUT				
				C <sub>O</sub> =	EN	VHEN	l	HEN	HEN
L				レ	Ć2:	0	Ž	C2:	1
<b>A1/</b>	в <sub>!</sub> /	<b>^</b> 2/	B <sub>2</sub> /	Σ1/	Σ2/	C2/	Σ/	Σ2/	C2/
/A3	/B3	/A 4	/8 <sub>4</sub>	$\Sigma_3$	⁄Σ4	∕c₄	$\sqrt{\Sigma_3}$	Æ4	/c4
0	0	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	_	0
0	ı	0	0	1	0	0	0	1	0
_	_	0	0	0	-	0	1	-	0
0	0	$\pm$	0	0	-	0	_	_	0
0	0	_	0	-	-	0	0	0	ı
0	1	1	0	-	$\vdash$	0	0	0	I
		-	0	0	0		•	0	
0	0	0	_	0	-	0	ı	1	0
_	0	0	_	1	_	0	0	0	1
0	0	0	_	-	_	0	0	0	-
	_	0	_	0	0	ī	1	0	ı
0	0	_	_	٥	0	-	1	0	1
1	0	1	1	-	0	-	0	1	_
0	1	ı	1	-	0	_	0	1	_
1	1	1	1	0	_	-	-	ı	Ī






The 521 circuit type is a 4-bit binary full adder. A is added to B with C (a carry) added in at the least significant digit.

Input conditions at  $A_1$ ,  $B_1$ ,  $A_2$ ,  $B_2$ , and  $C_0$  are used to determine outputs  $E_1$ ,  $E_2$ , and the value of an internal carry  $C_2$  (not shown). The values at  $C_2$ ,  $A_3$ ,  $B_3$ ,  $A_4$ , and  $B_4$  are then used to determine outputs  $E_3$ ,  $E_4$ , and  $C_4$ .

#### NOTES:

- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 521 manufactured by Tecas Instruments (P/N 7483).

70629100 E 2-33




- 1. Symbol shown as it would appear on logic diagrams.
- 2. Type 579 manufactured by Signetics Corporation (P/N NE562).

# SECTION 3

DISCRETE COMPONENT CIRCUIT DESCRIPTIONS

DISCRETE CIRCUIT EFFECTIVITY INDEX								
Circuit Type	Revision Date	Circuit Type	Revision Date	Circuit Type	Revision Date			
FAE	3-6-72	HBI	10-13-72	SCC	6-1-72			
FAF	3-6-72	HBJ	10-13-72	SCD	3-6-72			
FAG	4-20-72	HCA	3-6-72	SCE	4-20-72			
FAH	9-29-72	HCB	3-6-72	SCG	6-12-72			
FBH	9-29-72	HCE	3-6-72	SCL	6-12-72			
GJB	3-6-72	HCF	3-6-72	SCM	3-6-72			
GJC	3-6-72	HCK	3-6-72	SCN	3-6-72			
GJF	3-6-72	HCL	3-6-72	UBD/E/F/H	9-29-72			
GJK	6-1-72	HCP	3-6-72	UBG	3-6-72			
GKA/GKB	3-6-72	НCQ	3-6-72	UC-	3-20-73			
GKC	3-6-72	HCU	6-12-72	UEB	3-20-73			
GKD	3-6-72	HJD	3-6-72	VAF	3-6-72			
GKF	3-6-72	HJE	3-6-72	VHI	3-6-72			
HAK	9-29-72	ICB	3-6-72	VHJ	3-6-72			
HAL/HAM	3-6-72	ICC	3-6-72	VHK	3-6-72			
HAN	3-6-72	JAG	9-29-72	VHL	4-20-72			
HAP	4-20-72	JAK	9-29-72	VHM	3-6-72			
HAQ	4-20-72	JAM	9-24-73	VHP	3-6-72			
HAR	6-12-72	LCF	3-6-72	VHQ	3-6-72			
HAS/HAT	3-6-72	MAF/MAH	6-1-72	VHR	3-6-72			
HAU	3-6-72	QDE	3-6-72	VKK	3-20-73			
HAV	3-6-72	QEH	3-6-72	VKN	3-6-72			
HAW	3-6-72	QEJ	3-6-72	VKM	3-6-72			
HAX	9-29-72	QEK	3-6-72	XAF	6-12-72			
HBA	9-29-72	QEL	3-6-72	XAG	3-6-72			
HBB	9-29-72	QEM	9-29-72	XAH	3-6-72			
HBD	6-12-72	QGD	3-6-72					
HBE	9-29-72	RCB	3-6-72					
		SAA	12-1-72					

70629100 E 3-1/3-2




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 1 10

# GATED AMPLIFIER - FAE

The FAE circuit consists of two matched transistors acting as low level analog gates. Inputs A and B receive the output of differential windings of a read head. Output points D and E drive the input of a low level amplifier such as an FAF. The outputs are gated by input C. When point C is at -9 volts, QN and QP turn on enabling data to flow from points A and B to Z and D respectively. At +20 volts on point C QN and OP turn off inhibiting the output.

70629100 E 3-3



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7JH

3-4 70629100 E


#### AMPLIFIER - FAF

The FAF circuit is a low level amplifier that amplifies analog read signals. Points A and B are typically connected to Gated Amplifiers which provides biasing for the common base input stage.

The amplifier consists of two stages, common base first stage (QN matched pair) and common emitter second stage (QR matched pair) with emitter follower outputs (QS and QT) for low output impedance. The gain of the first stage is dependent upon the signal source resistance and is approximately 9 with 9750 type heads as a signal source. The gain of the second stage is approximately 20, therefore, the overall amplifier gain is approximately 180.

DC feedback is provided by NR9, NR10, PR2 and QR1 to the base circuitry of the QN matched pair. This feedback helps to stabilize the DC operating points in the circuit. Capacitor NC1 provides a lower impedance path between bases of the input transistors which presents a low amplifier input impedance for AC signals over the passband of the amplifier.

70629100 E 3-5



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 73121


# Controlled Voltage Source - FAG

The FAG circuit is a controlled voltage source providing a controlled voltage to Write Driver - JAG.

The circuit consists of an operational amplifier and a two transistor buffer extends the output current capability. The transistor buffer is included in the negative feedback circuit to reduce the output voltage change due to temperature variation.

The output at B (V<sub>B</sub>) is related to the two inputs V<sub>R</sub> and A(V<sub>A</sub>) by the following expression:  $V_B = V_R \left(1 + \frac{XR2}{XR1}\right) - \frac{XR2}{XR1} V_A$ 

3-6




VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7313

### **VOLTAGE SWITCH - FAH**

The FAH circuit is a voltage switch which transfers a voltage at point A to point C when QN is turned on by the proper voltage condition at point B.

In a typical circuit the voltage at point A  $(V_a)$  is +12 volts. With 0 volts applied to point B  $(V_b$ =0 volts), transistor QN turns on and point C goes to +12 volts  $(V_c$ =+12 volts). When point B is open (as when connected to an open collector IC that is turned off) QN will turn off and point C will be disconnected from point A and return to any quiescent potential in the circuit it is connected to.





# VOLTAGE SWITCH - FBH

The FBH is a voltage switch which transfers a voltage at input B to output C when QP is turned on by the proper voltage condition at input A.

In a typical circuit the voltage at input B is +12 volts. With 0 volts applied to input A, transistor QP turns on and output C goes to +12 volts. When input B is open (as when connected to an open collector IC that is turned off) QP will turn off and output C will be disconnected from input B and return to any quiescent potential in the circuit it is connected to.

3-8 70629100 E





NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


4T132

#### GATED ANALOG CLAMP - GJB

The GJB circuit functions to turn QR (an N channel junction field effect transistor) on when a logical 0 is applied at input B and to turn QR off when a logical 1 is applied at input B.


In actual application input A is connected to the summing point of an operational amplifier and therefore is always at ground potential. Terminal C is connected to the output of the operational amplifier. When QR turns on, it presents a very low resistance feedback path to the operational amplifier thus forcing the gain of the amplifier toward zero. As a result the operational amplifier is essentially clamped to an output voltage of zero.

The on-off resistances of QR are 40 ohms and 50 megohms respectively.



IF ANY INPUT B EQUALS O VOLTS, THE A TO C. RESISTANCE EQUALS 40 OHMS.

IF ALL INPUT B'S EQUAL +3 VOLTS, THE A TO C RESISTANCE EQUALS 50 MEGOHMS.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


6T133

# MULTIPLE GATE ANALOG CLAMP - GJC

The GJC circuit functions to turn QQ (an N channel junction field effect transistor) on when a logical 0 is applied at any of the B inputs and to turn QQ off when all of the B inputs are at a logical 1.

In actual application input A is connected to the summing point of an operational amplifier and therefore is always at ground potential. Terminal C is connected to the output of the operation amplifier. When QQ turns on, it presents a very low resistance feedback path to the operational amplifier thus forcing the gain of the amplifier toward zero. As a result the operational amplifier is essentially clamped to an output voltage of zero.

The on-off resistances of QQ are 40 ohms and 50 megohms respectively.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7855


# LOW PASS FILTER AND AMPLIFIER - GJF

The GJF circuit consists of a bidirectional current pump, a filter, and a level shifter. The circuit converts TTL input signals from a comparator circuit and integrates these signals to produce a dc voltage level at TPC. Because of the phase locked oscillator closed loop, the current pump drives the dc level at TPC to reach a steady state when the signal at input A is a square waveform. Frequency synchronism has been achieved at this point. A change in data frequency causes a change in voltage at TPC.

NRC, NVRA, and NRE form a reference voltage divider for the current pump. NRD and QN is the negative going current sink. This sinks a current of approximately 7.5 ma continually. NCRA, NRA, NRB, and QN form a switchable current source of approximately 15 ma. When a square wave of TTL logic levels is applied to input A, NCA alternately is charged and discharged by 7.5 ma. The charge/discharge times under normal operating conditions are long compared to the input pulse times, therefore, the voltage at TPC has very little ac component in it.

Resistor NRF generates an ac component to ride on the dc voltage existing across NCA. This ac component is controlled by the value of NRF and the currents from the bidirectional pump. The net result at TPD is a dc voltage which corresponds to a particular input data frequency with a square waveform superimposed on it for phase synchronism purposes.

QR, NCRB, NCRC, and NRG form a buffer and level shifting circuit. They shift the waveform at TPD negatively to a level appropriate for controlling voltage controlled oscillator.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

74170

3-14


# LOW PASS FILTER AND AMPLIFIER - GJK

The GJK circuit consists of a bidirectional current pump, a filter, and a level shifter. The circuit converts TTL input signals from a comparator circuit and integrates these signals to produce a dc voltage level at output B. Because of the phase locked oscillator closed loop, the current pump drives the dc level at point D to reach a steady state when the signal at input A is a square waveform. Frequency synchronism has been achieved at this point. A change in data frequency (duty cycle) causes a change in average ac voltage across NRF.

NRC, NVRA, and NRE form a reference voltage divider for the current pump. NRD and QP is the negative-going current sink. This sinks a current of approximately 2 ma continually. NCRA, NRA, NRB, and QN form a switchable current source of approximately 15 ma. When a square wave TTL logic level is applied to input A, NCA alternately is charged and discharged by 5 ma. The charge/discharge times under normal operating conditions are long compared to the input pulse times, therefore, the voltage across NCA has very little ac component in it.

Resistor NRF generates an ac component to ride on the dc voltage existing across NCA. This ac component is controlled by the value of NRF and the currents from the bidirectional pump. The net result at the base of QR is a dc voltage which corresponds to a particular input data frequency with a square waveform superimposed on it for phase synchronism purposes.

QR, NCRB, NCRC, and NRG form a buffer and level shifting circuit. They shift the waveform at the base of QR negatively to a level appropriate for voltage control oscillator frequency.



NOTES: I. VOLTAGE AND COMPONENT VALUES FOR REFERENCE ONLY.

- (2) APPLICABLE TO GKA ONLY.
- (3) APPLICABLE TO GKB ONLY.
- (4) NR8 IN THIS SECTION IS 20K WITH LOWER END TO GROUND.

5T135

# LEVEL TRANSLATOR - GKA AND DIGITAL TO ANALOG CONVERTER - GKB

The GKA and GKB circuits when used together comprise a 5-bit D/A converter. The GKB circuit used singly is a 4-bit converter.


The GKB consists of four voltage switches and a 4-bit R-2R D/A ladder network. Each voltage switch circuit applies positive voltage to the related ladder input when its input is a logical 1. A voltage switch applies ground to the related ladder network input when its input is a logical 0.

In the GKB circuit, the digital inputs G, F, E, and D are ordered from least to most significant. When all digital inputs are "1's", the voltage at H is +6.7 v (assuming a 10k ohm load is provided by the following circuit). When all digital inputs are "0's" the analog output is 0v (except for a +6 mv, max., dc offset). The analog output for an increase of one in the digital input code is +446 mv, nominal.

QN and QP operate as a saturated switch and an emitter follower, respectively, in the voltage switch circuit. QQ and QR operate as low offset saturated switches, only one of which is on at a time.

The R-2R D/A ladder has a resistance of 10k ohms from any node to ground and divides by two the voltage at the next lower in significant note.

The GKA circuit is identical to one stage of the GKB.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


67136

# LEVEL TRANSLATOR - GKC

The GKC circuit converts a logical 0 to a +2.15 (nominal) level used to inject a current signal into the summing point of an operational amplifier. Typically a resistor is connected between point B and the operational amplifier summing point to establish the magnitude of this current.

When a logical 1 is present at input A, transistor QN saturates, the output diode NCR4 shuts off, and output B drops to 0 volts removing the current to the operational amplifier summing point.

3-18 70629100 E



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7943

# DIGITAL TO ANALOG CONVERTER - GKD

The GKD circuit is a 4-bit digital to analog converter. The circuit consists of four voltage switches and a resistance ladder network.

The digital inputs A, B, C, and D are ordered from most to least significant. When all digital inputs are "0's", the output at E is approximately +6.7V. When all digital inputs are "1's", the output goes to approximately +8 mv. The analog output increases approximately 420 mv for an increase of one in the digital code.

3-20



NOTE:
VOLTAGE AND COMPONENENT VALUES ARE FOR REFERENCE ONLY. 7-114


# DIGITAL TO ANALOG CONVERTER - GKF

The GKF circuit converts three digital input signals to an analog output whose level depends upon the logical combination at the inputs.

The element 200 is an open collector IC. When pin 9 of element 200 is +3 volts or a "1", its output (pin 8) is 0 volts. When pin 9 is 0 volts or a "0", its output (pin 8) is open and the resistor divider (XR4, XR10, XR13, etc.) to  $V_r$  determine the voltage at an identical manner but have less influence on the voltage at point D because of their entry connection in the resistor network.

When  $V_{\rm r}$  is +12 volts the output at D corresponding with the various combinations of logic input is as shown in the waveform diagram.

3-22 70629100 E




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7116A

# Differential Low Pass Filter - HAJ

The HAJ circuit is a differential low pass filter buffered on the input by emitter followers.

The upper cutoff frequency of the filter is approximately 8.5 MHz at -3 db. Attenuation above the cutoff frequency is approximately -36 db/octave.

Input capacitors NC1 and NC2 in conjunction with resistor NR1 and NR2 give the circuit a low frequency cutoff of about 10 KHz at -3 db.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J16A

3-24


# Amplifier - HAK

The HAK circuit is a differential input amplifier with a clamped single-ended output.

Points A and B are differential inputs to the circuit with NC1 and NC6 acting as coupling capacitors. QN and QP are the amplifying transistors in the common emitter configuration and QQ and QR are emitter followers providing a low impedance output.

NC4 and NC7 isolate DC voltages entering NCR1 through NCR4 from the collector circuit of QP and acts as a clamp to the amplified AC signal if it is larger than the diodes threshold voltage.

Output C is typically connected to the input (A) of the HAN circuit. Output C has a single-ended output to differential input voltage gain of approximately 10 (before clamping).



# NOTES:

- I. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- (2) POLARITY REVERSED ON HAM,
- (3) NPN USED ON HAM.

7317

4 HAM RECTIFICATION IS NEGATIVE (-101)

# SUMMING RECTIFIER - HAL/HAM


The HAL/HAM circuit is a summing rectifier that receives the MFM (modified frequency modulation) differentiated read signal and a delayed (150 ns) version of the same signal. The circuit OR's the two signals such that the output follows the more positive (HAL) or negative (HAM) signal excursion, giving the appearance of a rectified output. When the outputs of both circuits are observed simultaneously, what results is a silhouette of the two input waveforms. An output capacitor provides integration to maintain most of the positive (HAL) or negative (HAM) charge until the next peak arrives.

An emitter follower at each input receives the delayed or the nondelayed version of the differentiated read signal. Current generators tied to the emitters provide sufficient current for the input transistors and charge the output capacitor during a signal peak.

Assume a positive signal peak occurring at input A of the HAL circuit. As the signal increases toward a peak the QP emitter follows, causing diode NCR1 to turn on and conduct current from QN into the capacitor RC1. At this time the signal at input B is less positive than that at A. Since the QR emitter follows input B, diode QCR1 is back biased off. The capacitor voltage at output C follows the input A signal closely until it peaks. As the signal at A starts decreasing, diode NCR1 starts turning off, due to the stored capacitor charge. The capacitor begins discharging through XR2. At this time output C is more positive than either A or B, and both diodes are cut off.

Now assume the delayed signal at B approaches its peak and becomes more positive than C. The QR emitter follows and turns on diode QCR1 which conducts current from QQ into capacitor NC1. The capacitor voltage at output C now follows input B closely until it peaks. When B begins decreasing, diode QCR1 turns off and the capacitor again starts discharging through XR2.

The HAM circuit operates in a similar manner, except that all polarities are reversed.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7318A

# Peak Holding Amplifier - HAN

The HAN circuit provides a DC sink current with a magnitude inversely proportional to the magnitude of the AC input signal. Typically the input signal at point A is an amplified read head signal coming from output C of the HAK circuit. Output B is connected to point C of the HAP circuit and controls the gain of that circuit.

QN, QQ, QP and QR form a positive and a negative rectifier. When an AC signal is applied to the input, QQ charges NC2 to a positive peak value and QR charges NC3 to a negative peak value. These peak values are held by the two capacitors which discharge with a time constant determined by NC3 and NR8 in parallel with NR7 and NR10. With a long time constant compared with the frequency of the input AC signal, the voltage on the two capacitors is a DC voltage.

The voltage difference across NC2 and NC3 is directly proportional to the peak-to-peak amplitude of the input waveform and is applied through resistor dividers to current amplifier QS and QT. With no signal at input A, the current amplifier is biased to permit QT to pass all the current supplied by current sink QU. As the AC input signal increases in amplitude the peak difference appearing across NC2 and NC3 is applied to the current amplifier, and QS starts to pass sink current which cuts down current flow through QT.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J19A

#### AGC AMPLIFIER - HAP

The HAP circuit is a differential amplifier with gain controlled by a negative voltage at input C.


QN and QP are amplifying transistors with their maximum gain determined by the ratio of XR8 and XR11 to XR4 and XR6.

Common base amplifiers, QS, QT, QU, and QV pass amplified current signals to resistors XR4 and XR6. QS and QU pass out of phase signals to collector resistor XR6. Likewise, QT and QV pass out of phase signals to collector resistor XR4.

Control voltages on the bases of QT and QU control circuit gain. With 0 volts for control voltage, QS, QT, QU, and QV turn on equally, causing out of phase voltage to cancel, leaving a net output or gain of 0 volts. Increasing the control voltage negatively starts turning off QT and QU causing the amplifier gain to increase. Turning off QS, QT, QU, and QV requires that the control voltage be approximately -0.5 volts, which allows an amplifier gain of 10.

Emitter followers QW and QZ provide low output impedance.

QQ, XR15, QR16 and XR17 make up a current sink network which controls the collector current of QN and QP.



3-32 70629100 E


# Differentiator/Amplifier - HAQ

The HAQ circuit consists of a passive RC network (used as a differentiator and a differential amplifier) to boost the attenuated signal level.

The HAQ, inputs A and B, are connected to outputs D and E of circuit HAP, which supplies an amplified read head signal. NC1, NR1 and NR2 make up the differentiator which has a break frequency at 15 MHz.

The two stage differential amplifier consists of first stage QN and QP with current sink QQ direct coupled to second stage QR and QS. QT, QU and QV, QW form darlington emitter followers for low output impedance capable of driving coax lines terminated by 100 ohm resistors. QX and QY are constant current sources.

NR11 and NR12 provide AC/DC feedback from the output to input emitters of the first stage. Closed loop voltage gain is proportional to the ratio, NR11 to NR4 (and NR12 to NR7). Capacitor NC4 provides rolloff at the upper cutoff frequency.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY


7J21B

70629100 F

# DIFFERENTIAL AMPLIFIER - HAR

The HAR circuit accepts a double-ended MFM (modified frequency modulation) differentiated signal and provides a single-ended output suitable for driving a delay line. The maximum input differential voltage is approximately 1.8 volts. The overall circuit gain is approximately 1.6.

Transistors QP, QQ and constant current source QT form the differential amplifier stage and give common mode signal rejection. Voltage gain is given approximately by NR6 divided by NR1 or NR7 divided by NR2. The collector of QP drives transistors QN and QR which are connected in a low loading Darlington pair (high current amplification configuration). This circuit in conjunction with a second constant current source, QS, gives a single-ended output.



VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


- (2) 100-0HMS ON HAT, 22-0HMS ON HAS.
- NOT USED ON HAS.

7422

# AMPLIFIER - HAS/HAT

The HAS/HAT circuit amplifies the MFM (modified frequency modulation) differentiated read signal. The circuit gain is approximately 6.5 for the HAS and 3 for the HAT.

Transistor QN functions as a simple common emitter amplifier. Capacitor NC2 applies ac ground to the junction of NR3 and NR4. Capacitor NC1 provides ac coupling to the output and enables the output bias level to be adjusted to zero volts by selecting resistor XR10.




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J2

# BUFFER AMPLIFIER - HAU

The HAU circuit incorporates two emitter followers in series to provide a buffer with high input impedance and low output impedance. The circuit is used to drive a zero crossover detector. Diode clamps are used to provide protection against large signal swings at the crossover detector input.

An MFM (modified frequency modulation) differentiated signal at the input encounters a silicon junction voltage drop at QN and a further voltage drop due to NR2 and the selected resistor PR1. This second drop is approximately 250 mv. A voltage rise is seen at QP such that the output is left biased approximately 180 mv negative. The selected resistor is chosen to match this dc bias with the bias at the output of the averaging amplifier, HAV. The diode clamps limit output signal amplitude to 2.5 volts above and below ground.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7324


3-38 70629100 E


#### AVERAGING AMPLIFIER - HAV


The HAV circuit is an averaging amplifier that receives two waveforms representing the differentiated MFM (modified frequency modulation) read signal peak amplitude. The circuit forms the instantaneous average or mean baseline of the two inputs. The mean baseline is used later in the read circuit to extract the information from the delayed differentiated read signal.

Input A is always biased in the positive direction. Input B is biased by a similar amount in the negative direction. The amount of biasing is a function of the peak amplitude of the amplified differentiated read signal. Transistors QN and QP are emitter followers which reduce the loading on the previous circuit. These elements feed a voltage divider formed by equal valued resistors NR4 and PR4. Since current through the divider is always in the direction from NR4 to PR4, the divider output voltage is the instantaneous average of the inputs.

Transistors QQ and QR form a buffer stage to reduce loading on the divider output. Transistor QR2 adds a slight negative dc bias to the output signal. The buffer output is suitable for driving a zero crossover detector.







VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

74108

3-40


#### SUMMING RECTIFIER - HAW

The HAW circuit is a summing rectifier that receives the differentially-amplified dibit signals read from the servo head. The outputs are applied to an operational amplifier connected as a differential amplifier to generate a rectified signal proportional to the average amplitude of the dibit signal. The HAW circuit rectifies positive dibits and the HAX circuit rectifies negative dibits. These two output signals are applied to a summing amplifier to generate the track servo signal. When the servo head is centered between servo tracks providing positive and negative dibits, their relative amplitudes are equal. The track servo signal is then at null.

Input A receives the dibit signals. Buffer/driver transistor QN is connected as an emitter follower to provide isolation with a gain of one.

QP and QR are matched transistors in a single can, thus eliminating temperature and offset drifts from the peak detector. The signal passing through QR has the information pulses filtered out of it by NR5, NC3, and NC4 to generate the true base line voltage on output D. This same input signal fed to QR is also given to QP; however, the QP input is not filtered. This allows QP to respond to the highest peak values. Output C is, therefore, a voltage that is the baseline voltage plus the highest positive information peaks. The difference between C and D is the true information.

QS is used to gate out unwanted information. When input B is at +5V, QS is turned off to allow all signals to pass to QP. When input B is at ground, QS is turned off, thus shorting out all information on the base of QP. The waveform illustrates a typical application for the HAW circuit that rectifies the positive dibit signals. Note that the positive peaks of the negative dibits are now allowed to affect the output.




3-42 70629100 E


### SUMMING RECTIFIER - HAX


The HAX circuit is identical to the HAW summing rectifier, except that output E and its associated circuitry has been added.

In its typical application, outputs D and E are applied to the inverting and noninverting inputs of an open loop operational amplifier. When the voltage at E is greater than the voltage at D, the op amp output indicates that dibits are being sensed.

NCR1 and NC6 rectify the signal applied to input A. The voltage on NC6 is equivalent to the peak voltage of the positive swing of the dibits. Before dibits are sensed, this voltage is equal to the input baseline voltage minus the diode drops across QN and NCR1. With NR8 and NR9 acting as a voltage divider, output E is less positive than output D. When dibits are sensed, NC6 is charged by the dibits, driving output E to a more positive value.







NOTE: Voltage and component values are for reference only.

7 JI04

#### RECTIFIER - HBA


The HBA circuit performs full wave rectification on a differential input signal.

The rectifier consists of QN and QP (matched transistors in an IC array) which are base biased at ground potential by NR1 and NR2. With no signal input, point C rests at -.7 volts. NR6, NR8, NR9, and QS form a current sink network which provides the collector-emitter current for QN and QP.

When a differential input signal (amplified read head output) is present at A and B, the rectification action of QN and QP cause the alternating positive halves to appear at point C (waveform C).

Network NR5, NR7, NR10, and QR set up a DC reference voltage at point D which matches the "no signal" DC voltage at point C (QN, QP, and QR are an IC transistor array).

TCR1, TVR1, TCR2, and TVR2 form a voltage clipping network to prevent overvoltage damage to reverse biased base-emitter junctions of QN and QP.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 J 103

3-46 70629100 E

#### RECTIFIER - HBB


The HBB circuit performs full wave rectification on a differential input signal.

The rectifier consists of QN and QP (matched transistors in an IC array) which are base biased at -5 volts by NR1 and NR2. With no signal input, point D rests at -5.7 volts. NR9, NR10, NR11, and QS form a current sink network which provides the collector-emitter current for QN and QP.

When a differential input signal (amplified read head output) is present at A and B, the rectification action of QN and QP cause the alternating positive halves to appear at point D (waveform D).

Network NR4, NR5, NR6, NR7, and QR set up a DC reference voltage at point C which proportionally tracks the "no signal" DC voltage at point D (QN, QP and QR are an IC transistor array).

TCR1, TVR1, TCR2, and TVR2 form a voltage clipping network to prevent overvoltage damage to reverse biased base-emitter junctions of QN and QP.




# BUFFER AMPLIFIER - HBD

The HBD circuit is a single input, differential output buffer amplifier.

QN and QP are the amplifying transistors. The gain of the circuit is largely determined by the ratio of NR9 to NR3 and NR11 to NR4. Because the base of QP is at ground potential, the voltage at the collector of QP proportionally follows the voltage at the emitter of QN.

QZ, NR6, NR7, and NR8 are a current sink network which provides collector current for QN and QP.

Each output consists of two transistors connected as a common emitter darlington pair (QR and QS, QU and QV) with current supplied from a current sink (QT and QW).



NOTE;
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J148A

3-50 70629100 E

### RECTIFIER - HBE

The HBE circuit performs full wave rectification on a differential input signal.


The rectifier consists of QN and QP (matched transistors in an IC array) which are base biased at ground potential by NR1 and NR2. With no signal input, point C rests at -.7 volts. NR6, NR8, NR9, and QS form a current sink network which provides the collector-emitter current for QN and QP.


When a differential input signal (amplified read head output) is present at A and B, the rectification action of QN and QP cause the alternating positive halves to appear at point C (waveform C).

Network NR5, NR7, NR10, and QR set up a DC reference voltage at point D which matches the "no signal" DC voltage at point C (QN, QP, and QR are an IC transistor array).

TCR1, TVR1, TCR2, and TVR2 form a voltage clipping network to prevent overvoltage damage to reverse biased base-emitter junctions of QN and QP.

70629100 E





VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


**8D48** 


# AMPLIFIER - HBI

The HBI circuit is a low gain amplifier with a fixed gain of 4.5. NR1, NR2, and ND1 form a biasing network for transistor QN. QN is the amplifing transistor with voltage gain determined by the ratio of NR3 to NR6.

Transistor QP is an emitter follower to provide a low output impedance. NC2 is a ac coupling capacitor which provides dc isolation between circuits.

70629100 E






# BUFFER AMP - HBJ

The HBJ circuit is a current/buffer amplifier used for buffering a high impedance output signal source from a low impedance source with an increase in output drive capability.

NR1, ND1, ND2, and NR5 form a biasing network for QN and QP. The voltage drop across the base-emitter junction of QN. Similarly, the voltage drop across ND2 compensates for the voltage across the base-emitter junction of QP.

The biasing networks of QN and QP allow the voltage level at output B follows the voltage level at input A.



TAGE AND COMPONENT VALUES ARE FOR REFERENCE UNLT.


**7 JIOI** 

### DIFFERENTIAL AMPLIFIER - HCA

The HCA circuit is a differential amplifier which is used as a control element in an AGC amplifier feedback loop.

Input B is connected to a fixed reference voltage and input A is connected to an integrated DC voltage which is proportional to the output amplitude of an AGC amplifier. When the voltage on input A is greater than that at input B, the current from emitter resistor NR2 goes through QN to ground. When the voltage on input A is less than at B, the current from NR2 goes through QP to output C. When input A equals input B, the current from NR2 is split between QN and QP. The voltage at point C is established by the current through QP times resistor NR3. Point C is the control voltage input for input E on the HCU (AGC amplifier) circuit. NC1 is used as an integrator and helps stabilize the response time.

3-54 70629100 E



VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 J97


### DIFFERENTIAL AMPLIFIER - HCB

The HCB circuit is a single stage differential input, differential output amplifier.

QN and QP are the amplifying transistors. The gain of the amplifier is largely determined by the ratio of NR9 to NR2 and NR7 to NR4.

QR, NR5, NR6, and NR8 are a current sink network which provides collector current for QN and QP.

QS and QT with emitter resistors NR12 and NR13 are emitter followers for low impedance outputs.




# BUFFER AMPLIFIER - HCE

The HCE circuit is a differential buffer amplifier with a gain of approximately one. With the proper bias conditions, inputs A and B can be connected to a circuit such as a differential amplifier output. The effect would be to increase its load driving capabilities without adversely loading down the output signal.

Emitter followers QN and QP present comparatively high input impedance at A and B, and low output impedance at C and D. Current sources QR and QS with NR3, NR4, NR5, and NR6 supply constant emitter current to QN and QP.

70629100 E





NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J95

### BUFFER AMPLIFIER - HCF

The HCF circuit is a differential buffer amplifier with a gain of approximately one. With the proper bias conditions, inputs A and B can be connected to a circuit such as a differential amplifier output. The effect would be to increase its load driving capabilities without adversely loading down the output signal.

QN and QP are emitter followers which present comparatively high input impedance at A and B, and low output impedance at C and D.






7,106

# VOLTAGE FOLLOWER - HCK

The HCK circuit consists of an operational amplifier in a voltage follower configuration. An NPN emitter follower (QP) is enclosed in the feedback loop to provide a voltage output at B equal to the input at A with increased current handling capabilities. Enclosing QP in the feedback loop also negates the change in output due to temperature related voltage variations of the base-emitter junctions of QP.

NR2 provides a minimum load current for QP under no output load conditions. NR1 is a current limit resistor. Resistor NR3 and capacitor NR1 stabilize the circuit.


3-58



### INTEGRATING AMPLIFIER - HCL

The HCL circuit converts a rectified signal input to a DC output that is an average value of the input signal waveform.

The integrating elements are NR2, NR3, and NC1. The analog signal (recrified waveform) is entered at input A. With digital voltage control at input B, QN can be turned on which would bypass NR2. This would leave (NR3) X (NC1) to determine the relatively short response time of the integrator. When QN is turned off, NR2 is included in the integrating circuit and the (NR2 + NR3) X (NC1) long response time results. QP (element 531) is an operational amplifier connected in a voltage follower mode of operation and acts as a buffer amplifier. NC3 is a compensation capacitor for QP.



OTE: Voltage and component values are for reference only.

7J106

3-60


### LOW PASS FILTER - HCP

The HCP circuit is a low pass differential filter with a buffer amplifier input (emitter followers). The filter provides attenuation of high unwanted frequencies (noise) in the read back signal with a linear phase response over the frequencies concerning read data.

NL1, NL2, NC3, NC4, NL3, and NL4 make up the differential filter with outputs at C and D. NR9 and NR10 are terminating (impedance-matching) resistors for the filter. NR5 and NR6 are impedance matching resistors to the input of the filter.

QN and QP with their emitter and base resistors form the buffer amplifiers for driving the relatively low input impedance filter.

The upper cutoff frequency of the filter is approximately 5.5 MHz (media compatible data rate of 6.44 MHz). The signal attenuation from inputs A, B, to outputs C, D is about 50% at 1 MHz.




### FILTER AND AMPLIFIER - HCQ

The HCQ circuit is a differential, 2 pole low pass filter followed by a differential amplifier with a gain of approximately 2.5.

NL1, NC3, and NL2 make up the 2 pole low pass filter. The upper cutoff frequency is approximately 2.5 MHz for media compatible data rate (6.44 MHz). NR6, NR9, NR12 and NR14 are impedance matching resistors for the filter.

QN and QP are buffer amplifiers (emitter followers) for driving the relatively low impedance filter.

QR, QS, and their associated circuitry perform dual roles as differential buffer amplifiers (emitter followers) and as differential amplifiers. Outputs C and D are the buffered outputs that connect to level detection circuitry with further amplification. Outputs E and F are amplified outputs which connect to a zero cross network (low resolution channel). This signal channel is amplified to make up for the attenuation loss of the filter. The gain of the amplifier is largely determined by the ratio of RR2//RR3 to RR4 and SR2//SR4 to SR3.



VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

731158

3-64

#### AGC AMPLIFIER - HCU

The HCU circuit is a differential amplifier with gain controlled by a negative voltage at input E.

QP and QR are amplifying transistors with their maximum gain determined by the ratio of NR10 to NR5 and NR11 to NR4.


Common base amplifiers, QS, QT, QU, and QV pass amplified current signals to resistors NR10 and NR11. QS and QT pass out of phase signals to collector resistor NR10. Likewise, QU and QV pass out of phase signals to collector resistor NR11.

Control voltages on the bases of QT and QV control circuit gain. With 0 volts for control voltage, QS, QT, QU, and QV turn on equally, causing out of phase voltage to cancel, leaving a net output or gain of 0 volts. Increasing the control voltage negatively starts turning off QT and QV causing the amplifier gain to increase. Turning off QS, QT, QU, and QV requires that the control voltage be approximately -0.5 volts, which allows an amplifier gain of 10.

Emitter followers QX and QY provide low output impedance.

QN, NR1, NR2, NR3, and TCR1 make up a current sink network which controls the collector current of QP and QR.

NR21 and TVR1 form a -15 volt regulated voltage for the current sink circuit.




# AMPLIFIER/LEVEL TRANSLATOR - HJD

The HJD circuit is an amplifier that provides a half-wave rectifier, shifted output signal.

The output signal at B increases in a positive direction from a -3 vdc level. The output signal controls a N-channel JFET in an AGC loop that regulates the amplitude of the fine position servo signal.

3-66 70629100 E




VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. STISSA

# LEVEL TRANSLATOR - HJE

The HJE circuit converts the output of an operational amplifier to a standard logic level.

When input A is at -12 volts, transistor QN is on. Diode NCR2 limits the input voltage at the base of QN to approximately -0.7 volt. Since the base to emitter voltage of QN is +0.8 volt, output B is at a level of approximately +0.1 volt.

When input A switches to +12 volts, QN becomes reverse biased and output B approaches +5 volts. The base voltage of QN is limited to approximately +5.7 volts by diode NCR1.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T148

# LAMP DRIVER - ICB


The ICB circuit drives a lamp which terminates at +20 volts. The circuit is (and must be) driven by an open collector integrated circuit. The nominal current of the lamp must not exceed 100 ma.

QP and NR2 serve as a current limiter. When approximately 140 ma flows through NR2, QP turns on and diverts base current from QN to ground. This prevents surge currents of greater than 140 ma.

When a high, logic 1, is provided to the circuit input, transistor QN (and the lamp) turns on.

A low (logical 0) at the input turns QN off causing the circuit output to rise to the lamp termination voltage. With no path to ground available, the lamp turns off.

3-68 70629100 E




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7325

### LAMP DRIVER - ICC

The ICC circuit drives a lamp which terminates at +20 volts. The circuit is (and must be) driven by an open collector integrated circuit. The nominal current of the lamp must not exceed 100 ma.

When a high, logic 1, is provided to the circuit input, transistor QN (and the lamp) turns on. Transistor QP and resistor NR2 serve as a current limiter. When approximately 140 ma flows through NR2, QP turns on and diverts base current from QN to ground. This prevents surge currents of greater than 140 ma.

A low, logic 0, at the input, turns QN off causing the circuit output to rise to the lamp termination voltage. With no path to ground available, the lamp turns off. Capacitors NC1 and NC2 are used to slow the rise and fall times of the output voltage swings at B.




- I. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7326
- 2. WAVEFORMS ABOVE ARE FOR REFERENCE ONLY AND VALID ONLY WHEN OUTPUTS E AND F ARE CONNECTED TO A READ/WRITE HEAD WITH CENTER TAP TO GROUND.

3-70 70629100 E

### WRITE DRIVER - JAG

Write driver JAG is a differential voltage switch which converts voltage (across termination resistors) to current to drive a differential recording head.

Circuit operation is dependent upon signal level shifter QQ converting an open collector TTL output of "0" or "1" to turning QR "off" and "on". With QR on, -5 volts flows through QR and NR1 to supply current for the differential switches QN and QP. With input A high and B low, QN turns on and QP is off. QN turning on causes QS to turn on which applies a voltage (from D through UCR1 and UR1) to termination resistor SR2 and current to output E. When A is low and B is high QN and QS turn off, QP and QT turn on applying voltage to termination resistor TR2 and current to output F. Current sensing network UR1, UR2, UCR1 and QU supply current at G which is used for fault detection. NCR1, NCR2, PCR1, PCR2 prevent QS and QT from saturating when the write driver is turned off. SCR1, SR3, TCR1, and TR3 provide back biasing of the write matrix diodes during a write operation.



#### AGC AMPLIFIER - JAK


The JAK circuit amplifies the differential dibit signal read from the servo head. This AGC amplifier is a differential in, differential out amplifier with a variable input attenuator.

The differential signals are applied to inputs A and B. Resistors PR12 and PR13 are line terminating resistors.

AGC action is provided by input C. This control voltage, generated farther down the servo signal chain, is proportional to the amplitude of the dibit signals. The stronger the signal, the less negative the AGC voltage. Resistors PR15, PR17, PR14, and PR16, along with N-JFET QN form a balanced differential attenuator. The more negative the input, the greater the effective source-to-drain resistance across QN. This reduces the attenuation of the network. The voltages available at C can vary from 0V to -13V. At 0V, the D-S resistance is about 40 ohms; practically shorting out the input to reduce the net gain available. At -13V, the D-S resistance is about 50 megohms, permitting full gain. In actual practice, the servo action of the loops holds input C at about -1V to -5V.

Transistors QP and QR form the inputs to a differential amplifier. Transistor QQ functions as a high-resistance common current source; diode QCR1 provides temperature compensation. The resultant constant-current source greatly reduces common mode error.

Transistor pairs QS/QT and QU/QV form unity-gain, noninverting power drivers for outputs D and E.



# NOTES:


- VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- 2 VALUES CHOSEN PER CIRCUIT REQUIREMENTS.

7J199

# Auto Null Circuit - JAM

The JAM circuit provides a DC null for the AC signal on line AB. This circuit compensates for a fluctuation in DC reference of the AC signal due to temperature and chip-to-chip parameters.

The operational amplifier senses the DC level on line AB and compares this voltage level against a zero volt reference. It then supplies the proper DC current to maintain a DC null on line AB.




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7327


3-74 70629100 E

#### TRANSMITTER - LCF

The LCF circuit provides a sink current at output B when the input at A is low. When the input is high, the output current becomes a source current. Input A is driven by a standard TTL logic gate. Resistor NR1 and transistors QN and QP operate as a switch. When the voltage at A goes below +V, transistor QN turns on and QP turns off. The constant current circuit, QQ and NR2, sinks current through the line and terminator and drives the voltage at the collector of QQ negative. External resistors and Zener diodes between the plus and minus voltage supply lines serve as a voltage divider common to all LCF circuits on a given card and provide bias voltage to the bases of QP and QQ. The sink current level is determined by -V, VBE of QQ, and NR2.

When the voltage at A goes above +V, transistor QN turns off and QP turns on. A source current is now developed by +V, VEB of QP, and NR1. The current level is such that it is greater than the sink current into QQ by an amount sufficient to drive the output positive. This positive voltage excursion is limited by diodes NCR1 and NCR2. Limiting is necessary to keep QP from saturating. Because of the nonsaturating mode of operation, the propagation delay through LCF is small. Accidental grounding of the test point or output of the circuit has no damaging effect on the circuit.





### NOTES:

- I. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- (2) VARIES WITH DATA FREQUENCY. THESE COMPONENTS CONTROL FREQUENCY.
- (3) OUTPUT LOCATED ON MAH CIRCUIT.
  (4) OUTPUT LOCATED ON MAF CIRCUIT.
- (5) DIODE PCR3 ON MAH ONLY.

7J28A

## VOLTAGE CONTROLLED OSCILLATOR - MAF/MAH

The MAF/MAH circuit consists of two Schmitt trigger circuits (QQ, QR and QS, QT) and a differential switch/current limiter circuit (QN, QP, NR1, AND NR2). The values of capacitor PC1, resistors NR1 and NR2, and the input voltage, determines the output frequency of the circuit. Operating frequency is listed on the Logic Diagram (see Section 5).

For the following discussion, assume that voltage E3 is more positive than E2, E2 is more positive than E1, and E0 is the lowest voltage (refer to Figure 1).




Figure 1

Assume that point C of PC1 is more positive than point D. At this time, QP and QS are both conducting and QT is off (base-emitter junction is reverse biased). The output voltage at B is high. The other half of the circuit (QN, QQ, and QR) is in the opposite state at this time.

The D terminal of capacitor PC1 is held low by the forward drop of the base-emitter junction of QR. Therefore, current through PC1 alters its charge linearly until the voltage at C reaches the high output voltage. At this point, the lower Schmitt trigger circuit (QS, QT) switches off and the output voltage at B goes to ground. QP now switches off and point C is driven rapidly positive by the forward biased base-emitter junction of QS.

At the instant that the lower Schmitt trigger circuit switched off, the voltage at point D was at E3. The sudden increase of point D to E3 potential reverse biases the base-emitter junction of QR and triggers the upper Schmitt trigger circuit. Therefore, QN and QQ turn on and draw current from terminal D of capacitor PC1. When the voltage at D reaches E1, the upper Schmitt trigger circuit switches off. QN switches off and point C is again raised to E3. This completes the multivibrator cycle and brings it back to the initial condition. The cycle is then repeated.

As input A becomes more negative the output frequency at B, increases linearly (refer to Figure 2).





Figure 2

Diode PCR3 prevents the emitters of QN and QP from falling to a voltage that would cause both transistors to conduct when power is first applied. Such a condition would prevent the circuit from oscillating. Diodes QCR1, RCR1, SCR1, and TCR1 prevent the Schmitt transistors (QQ, QR, QS, and QT) from going into full saturation. This helps the circuit to oscillate at the higher frequencies.

3-78 70629100 E



VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7129

# SPEED DETECTOR - QDE

The QDE circuit monitors the sector pulses to determine whether or not the spindle is at a specified speed.


Each time a sector is sensed, a 55-µsec pulse appears at input A. Transistors QN and QP conduct and completely discharge capacitor NC1 to -5v. When the pulse drops, NC1 begins charging through NR9. When the voltage on the collectors of QN and QP reaches the threshold of NCR2 and QQ, QQ turns on. This causes transistors QR and QS to conduct and discharge RC1. With QR and QS on, RCR1 and RCR2 are back biased and the voltage at the base of QT drops, turning QT on. The collector voltage of QT rises enough to turn QU on and the output voltage at B goes low to indicate a not up to speed condition.

If the disk pack is below speed, pulses at input A are at low repetition rate. Capacitor NC1 discharges and charges turning transistors QQ, QR, and QS off and on, respectively. This in turn causes RC1 to charge and discharge. Every time NC1 charges to the threshold, QQ, QR, and QS turn on and discharge RC1. This prevents RCR1 and RCR2 from ever becoming forward biased. As a result, QT remains on and the output at B remains low, indicating not up to speed.

When the disk pack reaches the required speed, the charging time of NC1 is such that the charging voltage on NC1 remains below the threshold of NCR2 and QQ, keeping QQ, QR, and QS off. Now RC1 has time to charge and when RCR1 and RCR2 become forward biased, the voltage at the base of QT increases sufficiently for QT to turn off. The resulting reverse bias on QU turns QU off and the output at B goes high. The feedback through RR3 reduces the charge time of RC1 and the switchover goes to completion with the high output at B indicating an up to speed condition. The output signal at C is always complementary and is used by a relay driver circuit.

The voltage on the base of QQ is determined by the voltage divider comprised of NR1, NR4, NR11, NR12, NCR3, and NCR4. Resistor NR1 is a test selected resistor to fine tune the threshold of NCR2 and QQ and to compensate for the tolerances of NR9 and NC1.

3-80 70629100 E



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7430

#### VOLTAGE CHECKER - QEH

The QEH circuit detects decreases in power supply voltages that are beyond a specified level. A fault condition (output C equals "0") occurs if:


- 1. +5 volt supply becomes less positive than +4.825 volts, or
- 2. +20 volt supply becomes less positive than +18.0 volts

The base voltage at transistor QQ is determined by zener diode NVR1 and a voltage divider network (NR7, NR8, NR9, and NR1). This base voltage is established at +4.825 volts. If the positive supplies connected to inputs A and B are normal, QP and QN are off and transistor QQ is on. The resulting positive level at the collector of QQ turns on transistor QR. This causes the collector of QR to drop to near zero volts switching QS off and establishing a +3 volt level at output C.

Transistors QN and QQ operate on each other as a comparator. When the base voltage on QN becomes less positive than the base voltage on QQ (+4.825 volts), QN turns on and QQ turns off. With the base of transistor QR at zero volts, transistor QR turns off pulling the base of QS positive and turning it on. As a result, output C approaches a level near zero volts.

Transistors QP and QQ also operate on each other as a comparator. The voltage divider, composed of resistors NR3 and NR4, is sized so that when the +20 volt input at A goes less positive than +18 volts, transistor QP turns on and output C goes low.

3-82 70629100 E



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7331

#### **VOLTAGE CHECKER - QEJ**

The QEJ circuit detects decreases in power supply voltages that are beyond a specified level. A fault condition (output C equals "0") occurs if:


- 1. -5 volt supply becomes less negative than -4.825, volts or
- 2. -20 volt supply becomes less negative than -18.0 volts

The base voltage at transistor QQ is determined by zener diode NVR1 and a voltage divider network (NR7, NR8, NR9, and NR1). This base voltage is established at -4.825 volts. If the negative supplies connected to inputs A and B are normal, QP and QN are off and transistor QQ is on. The resulting negative level at the collector of QQ turns on transistor QR. This causes the collector of QR to drop to near zero volts switching QS off and developing a reverse bias across diode NCR3. This turns off transistor QT and sets the output at C to +3 volts.

Transistors QN and QQ operate on each other as a comparator. When the base voltage on QN becomes less negative than the base voltage on QQ (-4.825 volts), QN turns on and QQ turns off. With the base of transistor QR at zero volts, transistor QR turns off pulling the base of QS negative and turning it on. Diodes NCR1 and NCR2 raise the base voltage of transistor QT to a point where it turns on and causes output C to approach a level near zero volts.

Transistors QP and QQ also operate on each other as a comparator. The voltage divider, composed of resistors NR3 and NR4, is sized so that when the -20 volt input at A goes less negative than -18 volts, transistor QP turns on and output C goes low.

3-84 70629100 E



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7332

#### SWITCH RECEIVER - QEK


The QEK circuit produces a "1" (+3v) output at B when the solid-state switch connected to input A is closed. When the switch is open a "0" (0v) appears at output B.

A transistor switch is connected to input A. When this switch is open, capacitor NC1 approaches +5v and QN turns off. Transistor QP is, therefore, on and conducts current to the base of QQ through resistor NR5. Transistor QQ turns on, conducting current away from output B, and drops the output to near ground or a "0".

When the switch is closed, the voltage flow through NR1, the switch, and across NC1 increases rapidly because of the short time constant of NR1 and NC1. Any spurious switching that precedes the state change increases the discharge time. As the voltage across NC1 decreases, QN begins to turn on. As QN conducts current to the base of QP, the forward bias on QP decreases and QP begins to turn off. As QP turns off, the current through NR4 decreases due to the higher lead resistance (NR3) of QN compared with QP (NR5). The current drop through NR4 causes a decrease in the voltage drop across NR4. The bias on QN is, therefore, increased. The cycle goes rapidly to completion. Transistor QP is turned off. With QP off, the base of QQ is near ground, causing QQ to turn off. This allows the +5v supply to flow through NR7 to output B raising the output to +3v, "1".

When the transistor switch driving the input is not conducting, NC1 charges slowly to +5v due to the long time constant of NR2 and NC1. Again, any preliminary switching that precedes the actual state change will hold NC1 well below the switching level of QN. As the voltage across NC1 increases, QN begins to turn off. Transistor QP begins to conduct current away from the emitter of QN. Transistor QP turns on rapidly because of the positive feedback. The output then becomes "0".

3-86 70629100 E



VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 J33

#### SEMMETRY RESTORER-QEL

In a write driver chain where complementary TTL input signals become asymmetrical by ±8 nsec. the QEL circuit is used to restore symmetry to these signals.


A "0" TTL level at point C will set the flip-flop insuring the same start-up conditions on inputs D and E when released by a "1" level at C.


With input A high and B low, pin 3 of 173H goes to ground and pin 6 goes to +5v through XR1, XR2, and XR4. The ground transition at pin 3 is coupled through XC1 and forces a negative spike on pin 6. Starting from a negative potential pin 6 voltage rises toward +5 volts at an RC time rate determined by XC1 and the combination of XR1, XR2, and XR4. This causes the pulse to be delayed in reaching the switching threshold of the following inverter (pins 9 and 10), and produces a positive pulse at "ored" pins 8 and 11 for the duration of the delay. The negative edge of this pulse triggers pin 1 of flip-flop 164H changing the state of outputs D and E.

The opposite conditions on inputs A and B (A low and B high) form the positive pulse at "ored" points 8 and 11 which is determined by the RC combination of XC1 and XC3. Thus, the negative edge which triggers the J-K flip-flop is controlled by alternate RC time constants, one of which can be adjusted by selection of XR1 with reference to the other resistors.

Diodes XCR1, XCR2, XCR3, XCR4, and XCR5 clamp the positive excursion on pins 3 and 6 at +2.5 volts to make delays insensitive to frequency variations up to data rates of 4 MHz.

3-88 70629100 E






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

71100

## **VOLTAGE FOLLOWER - QEM**

The QEM circuit consists of an operational amplifier in a voltage follower configuration. A PNP emitter follower (QN) is enclosed in the feedback loop to provide a voltage output at B equal to the input at A with increased current handling capabilities. Enclosing QN in the feedback loop also negates the change in output due to temperature related voltage variations of the base-emitter junctions of QN.

NR3 provides a minimum current to the emitter of QN under no load conditions. NR2 is a current limit resistor. NR1 is a buffer resistor to eliminate possible oscillation tendencies.



NOTES: I VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

- 2 PART OF GJB CIRCUIT (REF ONLY), NEG INPUT TURNS QR OFF.
- 3 SHOWN FOR RESTRENCE ONLY.

APEITS

70629100 E

#### FUNCTION GENERATOR - QGD


The QGD circuit is a nonlinear feedback network used as the gain determining element of an operational amplifier.


In actual circuit use, the op amp generates a voltage proportional to the desired velocity of the read/write head positioner. The amplitude of this signal is the analog representation of the number of tracks to go (position error) and will be compared with velocity to achieve maximum deceleration control without overshoot of the positioner when on cylinder (T=0).

Field effect transistor QR is part of the GJB circuit to function as a logic switch. Prior to T=64, the input is at  $\pm 10$  volts with the switch open. With this input voltage, the voltage drops across all of the forward-biased diodes are overcome so that the equivalent resistance of the parallel resistor network in the QGD circuit is about equal to the input resistor R1. The gain is, therefore, unity (output is 10 volts, inverted from input).

When there are less than 64 tracks to go, the input to the gate of QR changes from a negative voltage to ground potential. QR turns on, adding R2 into the feedback loop. R2 has the same resistance as R1. This reduces the feedback resistance to one-half of its former value, thus reducing the gain by 50% (output = ±5 volts).

After T=32, input A begins to decrease in proportion to the remaining position error. The QGD/op amp circuit maintains an output voltage for optimum deceleration. The optimum deceleration is obtained by taking the square root of the position signal and comparing it with the velocity signal. The resistor-diode circuits in the QGD supply the position signal: as the input is reduced, the output is reduced correspondingly. Fewer diodes conduct, removing some of the parallel resistors in the QGD circuit from the feedback loop. This increases the effective feedback resistance, increasing circuit gain. Gain is maximum (but not greater than one) when the output is below about ±0.5 volt.





NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

8T148


# SWITCH RECEIVER - RCB

Switch Receiver RCB produces a "1" (+3v) output at B when the grounded switch connected to input A is closed. When the switch is open a "0" (0v) is felt at output B.

A switch to ground is connected to input A. When this switch is open, capacitor NC1 approaches +5v and QN is shut off. Transistor QP is, therefore, on and conducts current to the base of QQ through resistor NR6. Transistor QQ turns on, conducting current away from output B, and drops the output to near ground or a "0".

When the switch is closed, the voltage across NC1 rapidly increases through NR1 and the switch to ground because of the short time constant of NR1 and NC1. Any contact bounce on the switch will increase the discharge time. As the voltage across NC1 decreases, QN begins to turn on. As QN conducts current to the base of QP, the forward bias on QP is decreased and QP begins to turn off. As QP turns off, the current through NR5 decreases due to the higher lead resistance (NR4) of QN compared with QP (NR6). The current drop through NR5 causes a decrease in the voltage drop across NR5. The bias on QN is, therefore, increased. The cycle goes rapidly to completion. Transistor QP is shut off. With QP off, the base of QQ is near ground, causing QQ to shut off. This allows the +5v supply to flow through NR8 to output B raising the output to +3v, "1".

When the switch is opened again, NC1 charges slowly to +5v due to the long time constant of NR2 and NC1. Any contact bounce on the switch will hold NC1 well below the switching level of QN until the bouncing ceases. As the voltage across NC1 increases, QN begins to turn off. Transistor QP begins to conduct current away from the emitter of QN. Transistor QP turns on rapidly because of this positive feedback. The output then returns to "0".




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T140

# BIPOLAR CURRENT BUFFER - SAA

The SAA circuit is a power output stage for an operational amplifier. Transistors QP and QQ comprise a complementary output driver and are always biased slightly on by diodes NCR1 and NCR2.

The quiescent current in the output driver is nominally 6.5 ma and the maxinum signal amplitude for the circuit is  $\pm 5$  volts.



NOTE: VOLTAGE 'AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 73348

#### LOW PASS FILTER AND AMPLIFIER - SCC

The SCC circuit consists of a bilevel current switch with a bidirectional current pump, a filter capacitor, and a level shifter. The circuit converts TTL input signals from a comparator circuit to produce a dc voltage level at TPB. Because of the phase locked oscillator closed loop, the current pump drives the dc level at TPB to reach a 50/50 duty cycle when the signal at input B is a square waveform. Frequency synchronism has been achieved at this point. A change in data frequency causes a change in voltage at TPB. A separate TTL input signal selects one of two possible current levels for the current pump.


QN, QP, QQ, NRA, NRB, NRC, NRD, NCRB, and NCRC form the bilevel current switch. For fast frequency synchronism, input A is a TTL "zero", turning all three transistors off and forward biasing NCRB and NCRC. This adds the current from NRC and NRD to the normal current pump level resulting in a high drive current. In the normal operating mode, input A is a "one", turning on QN, QP, and QQ. This back biases NCRB and NCRC, resulting in normal current pump drive.

NRG, NVRF, and NRE form a reference voltage divider for the current pump. NRF and QS is the negative-going current sink. This sinks a current of approximately 2 ma continually. NCRA, NRH, RNI, and QR form a switchable current source of approximately 5 ma. When a square wave of TTL logic level is applied to the zero "OR" gate of input B, NCA alternately is charged and discharged by 2 ma. The charge/discharge times under normal operating conditions are long compared to the input pulse times; therefore, the voltage across NCA has very little ac component in it.

Resistor NRK generates an ac component to ride on the dc voltage existing across NCA. This ac component is controlled by the value of NRK and the currents from the bidirectional pump. The net result at output C is a dc voltage which corresponds to a particular input data frequency with a square waveform superimposed on it for phase synchronism purposes.

QT, NCRE, NCRF, and NRL form a buffer and level shifting circuit. They shift the waveform at base of QT negatively to a level appropriate for controlling the voltage controlled oscillator.


3-96 70629100 E



#### **VOLTAGE COMPARATOR - SCD**

The SCD circuit compares a voltage at its input (A) against a reference voltage and outputs a bi-level digital signal at C.

Input A typically is connected to the output of circuit SCE. Input B is typically +12 volts, and normal or "no fault" condition would be for 0 or 1 of the inputs of the summing ladder (SCE) to be grounded and the remaining inputs to be open. SCE would then output a voltage (to input A) higher than the reference voltage at the base of QP. QN then would be turned off and QP turned on driving output C to +5 volts. An abnormal or "fault" condition would be for 2 or more inputs of the summing ladder (SCE) to be grounded with the remaining inputs open. This would cause the voltage at point A to be lower than the reference voltage at the base of QP. QN would then be turned on and QP turned off. Point C would then switch to -5 volts.




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 73864

## Summing Ladder - SCE

The summing ladder SCE circuit is a network of resistors with the output connected to a voltage source—through a common resistor such as input A on the SCD circuit. This forms a resistor divider circuit with an output voltage dependent upon the number of inputs (resistors) being connected to ground potential. One or more comparators could be connected to the output to check for a particular number of inputs being connected to ground.


3-98 70629100 E





# BUFFER AMPLIFIER - SCG

The SCG circuit is a buffer amplifier designed to increase the output signal driving capability of a differentially amplified signal read from the servo head.

QN and QP are emitter followers that present comparatively high input impedance and low out impedance.







NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7 J166A


3-100

# TERMINATOR/DIVIDER SCL

The SCL circuit consists of a line terminator network (NR1 and NR4) and a resistor divider network (NR2, NR5, NR7, and NR8). Resistors NR6 and NR9 supply a bias voltage to outputs C and D. This bias voltage insures a definite state for the following receiver circuit.

NR3 and NC1 offer a high DC resistance and provide a low AC impedance to ground.





VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

71110

3-102


## DIVIDER NETWORK - SCM

Resistor divider network SCM supplies various reference voltages for comparator circuits.

Input B ( $V_B$ ) is typically -.7 volts. Input A ( $V_A$ ) varies from -.7 to +1.5 volts, depending on read back voltage amplitude.

Output D will be .72 x ( $V_A$  -  $V_B$ ). TZR1, DR1 and NR6 provides a regulated voltage which keeps the reference voltage at output E stable after NR5 has been test selected. Output E will be approximately -.6 volts.

70629100 E




## FREQUENCY CONTROL NETWORK - SCN

The SCN circuit is used to control the free-running frequency of the type 579 voltage controlled oscillator integrated circuit. The free-running frequency is the nominal frequency of the 579 without data inputs. The actual frequency of the 579 will deviate from nominal because of minor variations in the disk pack rotational speed.

Resistors NR7 and NR12 are selected (both may not be required) to set the voltage at V1 equal to +6.5 volts. This voltage, plus the capacitance introduced by NC8 and NC9, are applied to pins 5 and 6 of the 579 to set the free-running frequency. Capacitor NC9 is selected for precise frequency control. The frequency is approximately 12 MHz if NC9 is 3 picofarads; it is about 1.6 MHz if NC9 is 150 picofarads.

3-104 70629100 E



# DELAY - UBD/UBE/UBF/UBH


The capacitor delay circuits delay a "1" input at A for a specified period of time before providing a "1" output at B. Delay time for a "0" pulse is negligible.

Assume a "0", ground, enters at A. If the capacitor is discharged, it remains discharged and the output remains "0". If the capacitor is charged when the "0" signal appears, the capacitor discharges almost instantaneously, and the "0" appears with no noticeable delay.

If a "1", +3 volts, enters A while the capacitor is discharged, the capacitor must first charge to a minimum "1" voltage before a "1" can appear at B. The required charge time is the delay time of the circuit. The charge time is dependent on the capacitor value, the resistance between the source voltage and the capacitor, and the minimum voltage required to produce a "1" output.

Delay times for capacitive delays used are as follows:

Delay type	Time	
UBD	200 nsec	
UBE	$0.5  \mathrm{ms}$	
UBF	$0.2  \mathrm{ms}$	
UBH	100 nsec	



Delay - UC-


The UC-delay circuit is used to delay open-collector integrated circuits. The circuit delays a "1" input before providing a "1" output at B. The delay time for a "0" pulse is negligible. The delay circuit consists of a resistor connected to +5 volts and a capacitor connected to ground.

Assume that a "0" (ground) enters at A. If the capacitor is discharged, it remains discharged. The output is an immediate "0". If the capacitor is charged when the "0" signal enters, it discharges almost instantaneously. The "0" appears at output B with no noticeable delay.

If a "1" (+3.0v) enters at A, and the capacitor is discharged, the capacitor must first charge to a minimum "1" voltage (typically +0.7v) before the "1" appears at output B. The time necessary to charge the capacitor to this minimum voltage is the delay time of the circuit. The charge time is dependent on the value of the capacitor, the value of the resistor, and the minimum voltage required to produce a "1" response.

Characteristics of the UC-circuits are as follows:

Circuit Type UCF	Capacitance 1500 PF	$\frac{\text{Resistance}}{1\text{K}}$	Delay 350 nsec
$\mathbf{UCJ}$	$22~\mu\mathrm{F}$	2.7K	$10~\mu\mathrm{sec}$
UCL UCN UCT	390 PF	2.2K	155 nsec
	3300 PF 2200 PF	2.7K 2.7K	1.5 $\mu$ sec 1.0 $\mu$ sec




DELAY - UEB

The UEB circuit delays application of ground to a standard TTL gate during a power-up sequence.

During power off phase  $(T_0)$ , capacitor NC1 is discharged by NR4, NCR2 and NCR3. Applying +5v power  $(T_1)$  raises output A to +5v as power comes up. At this time  $(T_1)$  Q1 is off and NC1 is charging. As the voltage across NC1 approaches 5 volts, Q1 turns  $(T_2)$  on reducing output A to about 0 volts.

70629100 F 3-107




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

#### LEVEL SHIFTER - VAF

The VAF circuit receives the differentially amplified signal read by the servo head. It level-shifts the dc baseline of this signal to permit it to be analyzed by a differential voltage comparator.

Capacitors XC5 and XC6 block the dc level of the input while permitting the ac signal to pass. The resistors set the new dc baselines of the signal as shown in the illustration. Capacitors XC7 and XC8 shunt noise to ground.

The dc levels establish the switching point of the following comparator circuit. In its typical application, the next circuit switches state when output C is negative with respect to output D. The bias provided by the VAF circuit permits the comparator to switch state for about 50% of the time that input A is negative with respect to input B.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7.38


## RELAY DRIVER - VHI

The VHI circuit drives a relay armature terminated at +V volts. Output B of the circuit functions to apply or remove ground so that the +V source may pull or drop the relay.

An input of +1 volt at A turns transistor QN on. The collector of QN goes low which turns transistor QP off. As a result, output B goes to +V and the relay is de-energized.

A -1 volt at input A turns off transistor QN. (Diode CR3 limits the reverse bias on QN to -0.7 volts.) The collector of QN now goes high which turns on transistor QP. This causes output B to go low, near 0 volts, energizing the load.

3-110 70629100 E




NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

# LEVEL TRANSLATOR - VHJ

The VHJ circuit converts TTL logic levels to  $\pm V$  and  $\pm 5$  volt levels where  $\pm V = 1.4$  to 2.4 volts.

When a "0" (0v to +.4v) is applied to input A, QN turns on and applies +V (minus  $V_{ce}$  sat) to output B. When a "1" (+2.4v to +5v) is applied to A, QN turns off and output B switches to -5 volts.

70629100 E<sub>\_</sub> 3-111




7140

# INTEGRATING LEVEL TRANSLATOR - VHK

The VHK circuit is a voltage level shifter that slows down and controls "turn on" and "turn off" transition times.

With an input to A of +.7 volts or greater (current limited to 20 ma), QN turns on with output B going to ground at a rate controlled by collector-base feedback capacitor NC1. With an input of 0 volts to -3 volts, QN turns off and output B is disconnected from ground.

70629100 E 3 - 112



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7,41/


AND GATE - VHL

The VHL circuit is an erase current driver with a two AND function input.

Input A is normally connected to the output of a TTL open collector gate. Input B is normally connected to pin B of the FAG circuit which can vary from +12 volts to +15 volts. Output C gets connected to an erase head winding.

When input A is open ("1" output condition of open collector TTL gate) and input B is high (+12 v to +15 v), divider XR5 and XR4 insures a "1" condition at gate input pin 3. With inversion of the gate, pin 4 is a "0" (0 volts). This turns QN "on" and applies +V (approximately +12v) to the erase termination resistor NR4 which determines the amount of erase current to the head.

If either input A or B is held at a "0" condition, the output of gate 200 (pin 4) will go to +V (open collector output), QN will be turned "off" and no erase current will flow.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7342


### FAULT DETECTOR - VHM

The VHM circuit compares a voltage at its input (A) against a reference voltage and outputs a bi-level digital signal at C.

Input A is typically connected to output G of a write driver (JAG) circuit. Input B is connected to a controlled current source (FAG) with an output between +12 to +15 volts, dependent upon the current drain at QP.

The voltage level at input A is determined by the current flow into A through NR1 to -5 volts. With no current into A (A low) the voltage at A is -5 volts which is less than the voltage at the base of QP. QN is off, QP is on, and output C gets clamped at the saturated level of about -1.5 volts or at -.7 volts if output C is connected to a TTL gate input that has a diode clamp. When current flow into A exceeds approximately 2.7 ma, the voltage at A becomes more positive than at the base of QP. QN turns on, QP turns off, and output C rises to +5 volts.

3-114 70629100 E



7J96

70629100 E

### ERASE CURRENT DRIVER - VHP

The VHP circuit provides approximately 100 ma of current (output D) for the erase coil of a read/write head. The circuit includes an output (C) bi-level signal to indicate whether the erase current is on or off.


Input A is connected to the output of an open collector IC TTL gate. Input B is connected to the write voltage (Vw) which can vary from 12 to 14.5 volts or it can be shut off (0 volts).

Both input A and B have to be "1's" to activate QN which provides erase current through NR5 to output D. A "1" at A is the "open" state of the open collector IC. A "1" at B is Vw = 12 to 14.5 volts. These input conditions cause a "0" at pin 4 of 200 element which will turn QN "on". When QN is on, Vr is applied to NR5 and NR6. Output D is connected to an erase coil winding so the current is controlled by the ratio of Vr to NR5. The voltage drop across NR5 is across NR6 and emitter-base of QP. This turns on QP which supplies a collector current of .028X (current at output D). This changes the voltage at output C from -1.8 volts to +2 volts.

A "0" (0 volts) at either input A or B will cause a "1" at pin 4 output of element 200. QN will turn off eliminating erase current at output D. No voltage drop across NR5 causes QP to turn off and output C goes back to -1.8 volts.

NQ1 slows down the rise and fall times of erase current transitions.

3-116 70629100 E



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7394


### LEVEL TRANSLATOR - VHQ

The VHQ circuit translates digital signal levels of 0V and +5V to digital levels of +4V and -10V respectively.

A "0" (0V to +.5V) at input A causes QN to turn on and apply +5V minus  $^{
m V}$ TCR1 or about +4 volts at output B.

A "1" (input open or +5 volts) at input A causes QN to turn off and output B goes to -10 volts through load resistor NR3.

An open collector IC or discrete transistor is used to provide the described input conditions at input A.



7J99A


### TIME CONSTANT SWITCH - VHR

The VHR circuit converts digital signals to integrator response times by switching a resistor in and out of an RC circuit. The integrator is made up of NR5, NR6, and NC1 with the input at B and output at C. The response time of this integrator can be changed by causing QP to switch NR5 in or out of the circuit.

Full wave rectification of read head signals is entered at B. The integrated output at C is a DC level which is an average value of the input signal waveform.

A "0" (0V to +.5V) at input A causes QN to turn on and apply +5V minus  $V_{TVR1}$  or about +2 volts at the base of QP. This causes QP to turn off which puts NR5 in series with NR6 and the time constant (response time) of the integrator becomes (NR5+NR6) times (NC1).

A "1" (input open or +5 volts) at input A causes QN to turn off. QN collector goes toward -5 volts through NR3. This causes QP to turn on which "shorts out" NR5 leaving NR6 and NC1 to form the integrator. The time constant (response time) then becomes (NR6) times (NC1).




### RELAY DRIVER - VKK

The VKK circuit drives a relay armature terminated at +V volts. Output B of the circuit functions to apply or remove ground so that the +V source may pull or drop the relay.

An input of about +1 volt at A turns QN on. The collector of QN goes low which turns QP off. As a result, output B goes to +V and the relay is de-energized.

A -1 volt turns QN off. The collector of QN goes high which turns QP on. This causes output B to go low, energizing the load.

3-120 70629100 E




NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7343

### AND GATE - VKM

The VKM circuit is a two input gate with output levels of +20 volts and -9 volts.

Input A is typically connected to output B of VHK circuit and input B is connected to output C of VKN circuit through an 820 ohm current limiting resistor.

Diode NCR1 provides breakdown protection for the base emitter junction of QN when inputs A and B conditions cause reverse bias.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7 14 4

### TWO INPUT AND GATE - VKN

The VKN circuit is a two input AND gate with input voltage levels matched to TTL threshold levels (approximately 1.4 volts) by NCR1.

Output voltages of +5 or -10 volts are current limited by resistors NR7 and NR6.

3-122 70629100 E



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7483A

#### PULSE FORMER-XAF


The XAF circuit generates a negative pulse at output C for each positive going transition at either input A or B. Inputs and outputs are TTL compatible levels.

A negative going transition ("0") on input A and a positive going transition ("1") on input B cause a transition to ground at pin 3 of 173H (open collector IC) and a transition toward +5 volts at pin 11 through resistor A3R1. The "0" going transition is coupled through capacitor A3C1 and forces a negative spike on pin 11. This causes a delay in reaching the switching threshold of the output inverter, producing a negative pulse (TPW1) at output C for the duration of the delay (pulse width is determined by RC network A3C1 and A3R1).

The opposite condition on inputs A and B form the next pulse except using the RC network A3C1 and A3R2.

A3CR1, A3AR2 and A3CR3 clamp the positive excursion on pins 3 and 11 at approximately +2.2 volts to make the pulse width insensitive to repetition frequency variation up to 4 MHz and 50% duty cycle.

3-124 70629100 E



NOTES:

I. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

2 D2 = 150PF E2 = 100PF

7192A

3-125

### PULSE GENERATOR - XAG


The XAG circuit generates a positive pulse output at C for each positive going transition at either input A or B. Inputs and outputs are TTL compatible levels.

A positive going transition ("1") on input A and a negative going transition ("0") on input B cause a transition to ground at pin 3 of 173H (open collector IC) and a transition toward +5 volts at pin 11 of 173H through resistor NR3. The "0" going transition is coupled through capacitor NC1 and forces a negative spike on pin 11. Therefore, the voltage at pin 11 starts from a negative level and rises toward +5 volts at an RC time rate determined by NC1 and NR3. This causes a delay in reaching the switching threshhold of the following inverter and produces a positive pulse at "ORed" output C for the duration of this delay (TPW1).

The opposite conditions on inputs A and B form the positive pulse (TPW2) at "OR'ed" output C determined by the RC network of NC1 and NR1.

TCR1, TCR2, TCR3, TCR4, and TCR5 clamp the positive excursion on pins 3 and 11 at approximately +2.5 volts to make the pulse width insensitive to repetition frequency variation up to 4 MHz and 50% duty cycle.

3-126 70629100 E



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J109

### DELAY - XAH

The XAH circuit consists of a one shot integrated circuit (with external RC network) used in an application which results in delayed outputs rather than one shot pulse outputs.

A "0" (0V to +.5V) at input A (pin 11) causes outputs B and C to remain in an inactive state, "1" and "0" respectively.


When input A is released or open, the delay time out begins. At the end of the delay time, outputs B and C change state to a "0" and "1" respectively. The delay time is approximated by TD=.32 RC, where C=NC1 and R=NR3 + NR2 // NR4. A return to a "0" at input A immediately resets outputs B and C to their original states of "1" and "0" respectively.


An open collector output integrated circuit such as a 173H or 200 is used to provide the described input conditions at A.


Resistor RN1 is an input gate pullup to insure a constant "1" condition on pins 3 and 4.


## SECTION 4


# CARD DIAGRAMS


































2


HPD


3


4
































































3


HPD-E


4






TYPE AEHV CHK 10.20 COMPONENTS, EXCEPT AS NOTED C.O. ENGR 20 20 20 TOLERANCE VALUE RATING 54213001 8 19333 ##S 25% 口 OHMS 1/4W APPR CAP -30% SHEET | OF | 4 3 2 HPD







U-E2C 8

NORMANDALE

DIVISION

2

10 14D

14D

3

294)

団

SCHEMATIC DIAGRAM


TYPE 3EQV


9


54215801


SHEEF 2


19333




























































<u>.</u>




4-92.

70629100

뾔


70629100


긔





2


1
























































































































































































































































































































































## **COMMENT SHEET**

PLEASE COMPLETE ITEMS 1 THRU 11	
rom	
) NAME	
) DEPARTMENT OR ATTENTION OF	
STREET ADDRESS	
) CITY AND STATE	
Manual Tanuar Tanana Tanan	Equipment
formation (From Revision Record)	Information (From Equipment Nameplate & FCO Log)
MARUAL TITLE	(9) EQUIPMENT NO. AND DESCRIPTION
PUBLICATION NO. (7) REVISION	(10) SERSES CODE
FCO'S INCORPORATED INTO MANUAL	(II) FCO'S INCORPORATED INTO EQUIPMENT
	The state of the s
omments	

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made above. Please include references to figure number, assembly number and design configuration level.

CUT ALONG LINE

PRINTED IN U.S.A.

STAPLE STAPLE

FOLD

FIRST CLASS PERMIT NO. 8241

MINNEAPOLIS, MINN.

## **BUSINESS REPLY MAIL**

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

## CONTROL DATA CORPORATION

Technical Publications Department 7801 Computer Avenue Minneapolis MN 55435

FOLD

FOLD

OUT ALONG LINE



CORPORATE HEADQUARTERS, 8100 34th AVE. SO., MINNEAPOLIS, MINN. S5440 SALES OFFICES AND SERVICE CENTERS IN MAJOR CITIES THROUGHOUT THE WORLD